NDLI: Architecture of a digital pixel sensor array using 1-bit Hilbert predictive coding

Content Provider	IEEE Xplore Digital Library
Author	Milin Zhang Bermak, A.
Copyright Year	2009
Description	Author affiliation: Department of Electronic and Computer Engineering, Hong Kong University of Science and Technology, Hong Kong (Milin Zhang; Bermak, A.)
Abstract	In this paper, the architecture of a digital pixel sensor (DPS) array with an online 1-bit predictive coding algorithm using Hilbert scanning scheme is proposed. The architecture of the sensor array reduces by more than half the silicon area of the DPS by sampling and storing the differential values between the pixel and its prediction, featuring compressed dynamic range and hence requiring limited precision (only 1-bit signed value in the proposed architecture as compared to 8-bit unsigned full precision). Hilbert scanning is used to read-out the pixel's value, hence avoiding discontinuity in the read-out path, which is shown to improve the quality of the reconstructed image. The Hilbert scanning path is all carried out by hardware wire connection without increasing the circuit complexity of the sensor array. Reset pixels are inserted into scanning path to overcome the error accumulation problem inherent in predictive coding. System level simulation results show a PSNR of around 25dB can be reached while using the proposed 1-bit Hilbert predictive coding algorithm. VLSI implementation results illustrate a pixel level implementation featuring a pixel size reduction of 67% with a fill-factor of 40% compared with a standard PWM DPS architecture.
Starting Page	1501
Ending Page	1504
File Size	1592849
Page Count	4
File Format	PDF
ISBN	9781424438273
DOI	10.1109/ISCAS.2009.5118052
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-05-24
Publisher Place	Taiwan
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Sensor arrays Predictive coding Prediction algorithms Pulse width modulation Silicon Sampling methods Image coding Dynamic range Pixel Image reconstruction
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Block-based compressive sampling for digital pixel sensor array

A compact digital pixel sensor architecture using predictive coding scheme

Architecture of a Digital Pixel Sensor Array with Tile-Based Vector Quantization Image Compression Algorithm

Design of a digital pixel image sensor array with adaptive quantization and pseudo Huffman coding

Architecture of a Low Storage Digital Pixel Sensor Array with an On-Line Block-Based Compression

A new digital-pixel architecture for CMOS image sensor with pixel-level ADC and pulse width modulation using a 0.18 /spl mu/m CMOS technology

Polynomial Weighted Median Predictors for Image Sequences

An 8/4-bit reconfigurable digital pixel array with on-chip non-uniform quantizer

A novel digital pixel sensor system

Architecture of a digital pixel sensor array using 1-bit Hilbert predictive coding

Similar Documents

Block-based compressive sampling for digital pixel sensor array

A compact digital pixel sensor architecture using predictive coding scheme

Architecture of a Digital Pixel Sensor Array with Tile-Based Vector Quantization Image Compression Algorithm

Design of a digital pixel image sensor array with adaptive quantization and pseudo Huffman coding

Architecture of a Low Storage Digital Pixel Sensor Array with an On-Line Block-Based Compression

A new digital-pixel architecture for CMOS image sensor with pixel-level ADC and pulse width modulation using a 0.18 /spl mu/m CMOS technology

Polynomial Weighted Median Predictors for Image Sequences

An 8/4-bit reconfigurable digital pixel array with on-chip non-uniform quantizer

A novel digital pixel sensor system

Architecture of a digital pixel sensor array using 1-bit Hilbert predictive coding