NDLI: A new adaptive front-end circuit for high-resolution magnetic scales

Content Provider	IEEE Xplore Digital Library
Author	Ping-Chieh Chien Yung-Hua Kao Hong-Yang Chen Jing-Hao Huang Chao, P.C.-P. Chin-Long Wey
Copyright Year	2015
Description	Author affiliation: Dept. of Electr. Eng., Nat. Chiao Tung Univ., Hsinchu, Taiwan (Ping-Chieh Chien; Yung-Hua Kao; Hong-Yang Chen; Jing-Hao Huang; Chao, P.C.-P.; Chin-Long Wey)
Abstract	A new front-end readout circuit design using an adaptive amplifier is proposed by this study for magnetic and optical scales. The purpose of the integrated chip (IC) designed herein is to provide the magnetic/optical scales the capability of sensing translational or angular positions of an object in largely-varying amplitudes with high resolutions. Toward this end, a new front-end readout circuit is designed with two adaptive programmable gain amplifiers (PGAs) and two analog-to-digital converters (ADCs). The PGA is particularly designed to accept signals up to 1 MHz from MR sensor signals, which could be one of three voltage levels: 120 mVp-p, 250 mVp-p, 330 mVp-p. The resulted power consumption is 56 mW. The chip also includes a successive approximation register (SAR) ADC having two 12-bit channels for sine-to-digital conversions. The linearity of ADC achieve satisfactory performance (±1LSB) in the input range of 0.5~2.5V in Vp-p. The chip was fabricated by the TSMC 0.35-micron 2P4M CMOS technology for verification.
Sponsorship	IEEE
Starting Page	1
Ending Page	4
File Size	1854167
Page Count	4
File Format	PDF
e-ISBN	9781479982035
DOI	10.1109/ICSENS.2015.7370384
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-11-01
Publisher Place	South Korea
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Electronics packaging Integrated optics Optical device fabrication Integrated circuits Electrodes Optical amplifiers Optical sensors successive approximation register (SAR) analog-to-digital converters (ADC) magnetic scales optical scales magnetic encoder IC
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in