NDLI: Retiming and time borrowing: Optimizing high-performance pulsed-latch-based circuits

Content Provider	IEEE Xplore Digital Library
Author	Seonggwan Lee Seungwhun Paik Youngsoo Shin
Copyright Year	2009
Description	Author affiliation: Dept. of Electrical, Engineering, KAIST, Daejeon 305-701, Korea (Seonggwan Lee; Seungwhun Paik; Youngsoo Shin)
Abstract	Pulsed-latches take advantage of both latches in their high performance and flip-flops in their convenience of timing analysis. To minimize the clock period of pulsed-latch-based circuits for a higher performance, a problem of combined retiming and time borrowing is formulated, where the latter is enabled by using a handful of different pulse widths. The problem is first approached by formulating it as an integer linear programming to lay a theoretical foundation. A heuristic approach is proposed, which solves the problem by performing clock skew scheduling for the minimum clock period and gradually converting skew into a combination of retiming and time borrowing. Experiments with 45-nm technology demonstrate that the clock period close to the minimum can be achieved for all benchmark circuits with an average of 1.03× with less use of extra latches compared to the conventional retiming. Categories and Subject Descriptors: B.6.1 [Logic Design]: Design Styles-Sequential circuits; B.7.1 [Integrated Circuits]: Types and Design Styles-VLSI General Terms: Algorithms, Design
Starting Page	375
Ending Page	380
File Size	231266
Page Count	6
File Format	PDF
ISBN	9781605588001
ISSN	10923152
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-11-02
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Association for Computing Machinery, Inc. (ACM)
Subject Keyword	Pulse circuits Clocks Latches Pulse generation Flip-flops Space vector pulse width modulation Timing Algorithm design and analysis Integrated circuit technology Logic clock period Pulsed-latch sequential circuit retiming time borrowing
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Computer Science Applications Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Pulse Width Allocation and Clock Skew Scheduling: Optimizing Sequential Circuits Based on Pulsed Latches

Pulse width allocation with clock skew scheduling for optimizing pulsed latch-based sequential circuits

Statistical time borrowing for pulsed-latch circuit designs

Retiming Pulsed-Latch Circuits With Regulating Pulse Width

Retiming and time borrowing: optimizing high-performance pulsed-latch-based circuits

Pulsed-latch aware placement for timing-integrity optimization

A novel sequential circuit optimization with clock gating logic

Pulsed-Latch Aware Placement for Timing-Integrity Optimization

Performance optimization of pipelined logic circuits using peripheral retiming and resynthesis

Retiming and time borrowing: Optimizing high-performance pulsed-latch-based circuits

Similar Documents

Pulse Width Allocation and Clock Skew Scheduling: Optimizing Sequential Circuits Based on Pulsed Latches

Pulse width allocation with clock skew scheduling for optimizing pulsed latch-based sequential circuits

Statistical time borrowing for pulsed-latch circuit designs

Retiming Pulsed-Latch Circuits With Regulating Pulse Width

Retiming and time borrowing: optimizing high-performance pulsed-latch-based circuits

Pulsed-latch aware placement for timing-integrity optimization

A novel sequential circuit optimization with clock gating logic

Pulsed-Latch Aware Placement for Timing-Integrity Optimization

Performance optimization of pipelined logic circuits using peripheral retiming and resynthesis

Retiming and time borrowing: Optimizing high-performance pulsed-latch-based circuits