NDLI: Power-switch routing for coarse-grain MTCMOS technologies

Content Provider	IEEE Xplore Digital Library
Author	Tsun-Ming Tseng Chao, M.C.-T. Chien-Pang Lu Chen-Hsing Lo
Copyright Year	2009
Description	Author affiliation: Dept. of EE, National Chiao-Tung University Hsinchu, Taiwan (Tsun-Ming Tseng; Chao, M.C.-T.) \|\| Mstar Semiconductor ChuPei, Taiwan (Chien-Pang Lu; Chen-Hsing Lo)
Abstract	Multi-threshold CMOS (MTCMOS) is an effective power-gating technique to reduce IC's leakage power consumption by turning off idle devices with MTCMOS switches. However, few existing literatures have discussed the algorithms required in MTCMOS's back-end tools. In this paper, we propose a switch-routing framework which serially connects the MTCMOS switches without violating the Manhattan-distance constraint. The proposed switch-routing framework can simultaneously maximize the number of MTCMOS switches covered by its trunk path and minimize the total path length. The experimental result based on four industrial MTCMOS designs demonstrates the effectiveness and efficiency of the proposed framework compared to a solution provided by an EDA vendor and an advanced TSP solver.
Starting Page	39
Ending Page	46
File Size	1346045
Page Count	8
File Format	PDF
ISBN	9781605588001
ISSN	10923152
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-11-02
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Association for Computing Machinery, Inc. (ACM)
Subject Keyword	Routing Circuit optimization Energy consumption Transistors Chaos Power semiconductor switches Constraint optimization Circuit noise Semiconductor device noise Clustering algorithms
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Computer Science Applications Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Testing methods for detecting stuck-open power switches in coarse-grain MTCMOS designs

Power-switch routing for coarse-grain MTCMOS technologies

Leakage Control Through Fine-Grained Placement and Sizing of Sleep Transistors

Power-delay modeling of dynamic CMOS gates for circuit optimization

Clock Buffer Polarity Assignment for Power Noise Reduction

A novel low-power physical design methodology for MTCMOS

A twisted-bundle layout structure for minimizing inductive coupling noise

Buffer block planning for interconnect-driven floorplanning

A methodology for the simultaneous design of supply and signal networks

Power-switch routing for coarse-grain MTCMOS technologies

Similar Documents

Testing methods for detecting stuck-open power switches in coarse-grain MTCMOS designs

Power-switch routing for coarse-grain MTCMOS technologies

Leakage Control Through Fine-Grained Placement and Sizing of Sleep Transistors

Power-delay modeling of dynamic CMOS gates for circuit optimization

Clock Buffer Polarity Assignment for Power Noise Reduction

A novel low-power physical design methodology for MTCMOS

A twisted-bundle layout structure for minimizing inductive coupling noise

Buffer block planning for interconnect-driven floorplanning

A methodology for the simultaneous design of supply and signal networks

Power-switch routing for coarse-grain MTCMOS technologies