Please wait, while we are loading the content...
Please wait, while we are loading the content...
| Content Provider | IEEE Xplore Digital Library |
|---|---|
| Author | Laotaveerungrueng, N. Lahiji, R.R. Garverick, S.L. Mehregany, M. |
| Copyright Year | 2010 |
| Description | Author affiliation: Department of Electrical Engineering and Computer Science, Case Western Reserve University, Cleveland, OH 44106, USA (Laotaveerungrueng, N.; Lahiji, R.R.) || West Wireless Health Institute, La Jolla, CA 92037, USA (Garverick, S.L.; Mehregany, M.) |
| Abstract | A high-voltage, high-current pulse generator ASIC based on 0.35-εm high-voltage CMOS technology is presented. The chip has eight independently-controlled biphasic output channels that can generate either current- or voltage-controlled pulses. The output driver is capable of delivering current up to 1.26 mA or 5.04 mA and voltage up to 2.36 V or 9.45 V; all with 6-bit resolution. The stimulation frequency can be adjusted between 3 Hz to 5 kHz, while pulse width can vary from 20 µs to 640 εs in 20 εs steps for 100-kHz clock frequency. The timing parameters can be adjusted further by varying the clock frequency. These parameters, including pulse phase, can be programmed independently in each channel to allow different waveform generation. The foregoing provides an on-chip solution for an arbitrary function generator that can be monolithically fabricated with the rest of the circuitry. Based on its configuration this chip is an ideal solution for deep brain stimulation (DBS) electrode for targeted stimulation through current steering. |
| Starting Page | 1519 |
| Ending Page | 1522 |
| File Size | 857178 |
| Page Count | 4 |
| File Format | |
| ISBN | 9781424441235 |
| ISSN | 1557170X |
| DOI | 10.1109/IEMBS.2010.5626836 |
| Language | English |
| Publisher | Institute of Electrical and Electronics Engineers, Inc. (IEEE) |
| Publisher Date | 2010-08-31 |
| Publisher Place | Argentina |
| Access Restriction | Subscribed |
| Rights Holder | Institute of Electrical and Electronics Engineers, Inc. (IEEE) |
| Subject Keyword | Transistors Electrodes Operational amplifiers Satellite broadcasting Voltage control Computer architecture Driver circuits |
| Content Type | Text |
| Resource Type | Article |
| Subject | Signal Processing Biomedical Engineering Health Informatics Computer Vision and Pattern Recognition |
National Digital Library of India (NDLI) is a virtual repository of learning resources which is not just a repository with search/browse facilities but provides a host of services for the learner community. It is sponsored and mentored by Ministry of Education, Government of India, through its National Mission on Education through Information and Communication Technology (NMEICT). Filtered and federated searching is employed to facilitate focused searching so that learners can find the right resource with least effort and in minimum time. NDLI provides user group-specific services such as Examination Preparatory for School and College students and job aspirants. Services for Researchers and general learners are also provided. NDLI is designed to hold content of any language and provides interface support for 10 most widely used Indian languages. It is built to provide support for all academic levels including researchers and life-long learners, all disciplines, all popular forms of access devices and differently-abled learners. It is designed to enable people to learn and prepare from best practices from all over the world and to facilitate researchers to perform inter-linked exploration from multiple sources. It is developed, operated and maintained from Indian Institute of Technology Kharagpur.
Learn more about this project from here.
NDLI is a conglomeration of freely available or institutionally contributed or donated or publisher managed contents. Almost all these contents are hosted and accessed from respective sources. The responsibility for authenticity, relevance, completeness, accuracy, reliability and suitability of these contents rests with the respective organization and NDLI has no responsibility or liability for these. Every effort is made to keep the NDLI portal up and running smoothly unless there are some unavoidable technical issues.
Ministry of Education, through its National Mission on Education through Information and Communication Technology (NMEICT), has sponsored and funded the National Digital Library of India (NDLI) project.
| Sl. | Authority | Responsibilities | Communication Details |
|---|---|---|---|
| 1 | Ministry of Education (GoI), Department of Higher Education |
Sanctioning Authority | https://www.education.gov.in/ict-initiatives |
| 2 | Indian Institute of Technology Kharagpur | Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project | https://www.iitkgp.ac.in |
| 3 | National Digital Library of India Office, Indian Institute of Technology Kharagpur | The administrative and infrastructural headquarters of the project | Dr. B. Sutradhar bsutra@ndl.gov.in |
| 4 | Project PI / Joint PI | Principal Investigator and Joint Principal Investigators of the project |
Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon |
| 5 | Website/Portal (Helpdesk) | Queries regarding NDLI and its services | support@ndl.gov.in |
| 6 | Contents and Copyright Issues | Queries related to content curation and copyright issues | content@ndl.gov.in |
| 7 | National Digital Library of India Club (NDLI Club) | Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach | clubsupport@ndl.gov.in |
| 8 | Digital Preservation Centre (DPC) | Assistance with digitizing and archiving copyright-free printed books | dpc@ndl.gov.in |
| 9 | IDR Setup or Support | Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops | idr@ndl.gov.in |
|
Loading...
|