NDLI: Analytical analysis on the effect of time duration of acceleration pulse to a JEDEC board in drop test

Content Provider	IEEE Xplore Digital Library
Author	Jiang Zhou
Copyright Year	2008
Description	Author affiliation: Dept. of Mech. Eng., Lamar Univ., Beaumont, TX (Jiang Zhou)
Abstract	The objective of this paper is to simulate a JEDEC test board dynamic response with the use of a simplified analytical model. A block-diagram based Matlab/Simulink model was also built to perform the parametric study. It is found that the desirable predominated mode and no-ringing dynamic response can not be achieved for the test board and input profile with current JEDEC standard. Time durations of the input acceleration plays an important role in the dynamic response. The system response can be designed by carefully choosing the acceleration time duration. It is very meaningful in the design of board level drop test in the electronic industries. With the time duration adjusting to 1.5 times of the system period for the standard JEDEC test board, no-ringing response occurs. A closed-form theoretical solution was obtained for half-sine acceleration pulse input. The analytical simulation was confirmed by the theoretical results.
Starting Page	1
Ending Page	6
File Size	1610426
Page Count	6
File Format	PDF
ISBN	9781424427390
DOI	10.1109/ICEPT.2008.4607035
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-07-28
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Acceleration Mathematical model Analytical models Damping Finite element methods Modal analysis Packaging
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Finite element modeling of CSP package subjected to board level drop test

A finite element analysis of board level drop reliability test and analysis of stress buffer effect of polyimide

The effect of crack depth on the dynamic characteristics of homogeneous beam

The effect of crack depth on the dynamic characteristics of homogeneous beam

Parametric study on board-level electronic test device subjected to JEDEC vibration loads

Modeling techniques for board level drop test for a wafer-level package

Research on brake disk modal characteristic of disk brake

Technique to deal with the frequency dependent character of viscoelastic material basing on ANSYS modal analysis

FEM stress analysis in BGA components subjected to JEDEC drop test applying high strain rate lead-free solder material models

Analytical analysis on the effect of time duration of acceleration pulse to a JEDEC board in drop test

Similar Documents

Finite element modeling of CSP package subjected to board level drop test

A finite element analysis of board level drop reliability test and analysis of stress buffer effect of polyimide

The effect of crack depth on the dynamic characteristics of homogeneous beam

The effect of crack depth on the dynamic characteristics of homogeneous beam

Parametric study on board-level electronic test device subjected to JEDEC vibration loads

Modeling techniques for board level drop test for a wafer-level package

Research on brake disk modal characteristic of disk brake

Technique to deal with the frequency dependent character of viscoelastic material basing on ANSYS modal analysis

FEM stress analysis in BGA components subjected to JEDEC drop test applying high strain rate lead-free solder material models

Analytical analysis on the effect of time duration of acceleration pulse to a JEDEC board in drop test