NDLI: Ultra-fine via pitch on flexible substrate for high density interconnect (HDI)

Content Provider	IEEE Xplore Digital Library
Author	Pun, K. Cui, C.Q. Chung, T.F.
Copyright Year	2008
Description	Author affiliation: Compass Technol. Co., Ltd., Hong Kong (Pun, K.; Cui, C.Q.; Chung, T.F.)
Abstract	In the trend of miniaturization, low cost, and the performance of electronics, high density interconnect has been required for interfacing with very fine pitch BGA, CSP and SIP. This raises a great challenge to the substrate technology and related interconnect technology in electronic packaging for high density, small feature size and high performance. Miniaturization in electronics means finer lines and smaller vias in substrate technology. Very fine lines on the substrate are difficult to produce by thicker copper layer in conventional $CO_{2}$ laser blind via. In this paper, ultra-fine blind via with solid Cu filled at an entry diameter of 20 mum, over the current blind via size of 50-200 mum by $CO_{2}$ laser drilling, is demonstrated on polyimide (PI) based flexible substrate. A via pitch at 30 mum for the blind via has been developed for next generation of stack die packaging accompanying with dimpless design, which ameliorates the void entrapment failure caused by soldering and direct flip-chip (FC) bonding, and strengthens interfacial bond strength. In the meantime, thinner Cu conductor at top and bottom side could be achieved for high circuit density. The reliability of the ultra-fine blind vias has been assessed in daisy chain modules at substrate level, subjected to JEDEC air-to-air thermal cycle and thermal shock, and low/high temperature storage tests. Applications in direct FC bonding and their virtues including high electrical and thermal performances, and feasible of various metals surface finishing, will be discussed. In the end, the ultra-fine Cu filled blind via technology has introduced to the production in Compass for SIP, stack die CSP, 2-metal layer chip-on-flex (COF) and multi-layer buildup flex, etc.
Starting Page	1
Ending Page	6
File Size	3215429
Page Count	6
File Format	PDF
ISBN	9781424427390
DOI	10.1109/ICEPT.2008.4606960
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-07-28
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Copper Substrates Reliability Bonding Surface morphology Packaging Lasers IC packaging Blind via High-density flexible substrate
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Cu Fully Filled Ultra-Fine Blind Via on Flexible Substrate for High Density Interconnect

Wafer level underfill study for high density ultra-fine pitch Cu-Cu bonding for 3D IC stacking

Microvia reliability improvement for high density interconnect substrate

Copper electroplating for HDI and IC substrate through hole fill

Study of fine pitch copper pillar solder joint on HDI flexible substrate for wearable devices

Development of new 2.5D package with novel integrated organic interposer substrate with ultra-fine wiring and high density bumps

Copper wire bonding experiences from a manufacturing perspective

Failure analysis of Cu electroplating process with Polyimide substrate fabricated for flexible packaging

2N Au wire bonding for ultra fine picth BGA

Ultra-fine via pitch on flexible substrate for high density interconnect (HDI)

Similar Documents

Cu Fully Filled Ultra-Fine Blind Via on Flexible Substrate for High Density Interconnect

Wafer level underfill study for high density ultra-fine pitch Cu-Cu bonding for 3D IC stacking

Microvia reliability improvement for high density interconnect substrate

Copper electroplating for HDI and IC substrate through hole fill

Study of fine pitch copper pillar solder joint on HDI flexible substrate for wearable devices

Development of new 2.5D package with novel integrated organic interposer substrate with ultra-fine wiring and high density bumps

Copper wire bonding experiences from a manufacturing perspective

Failure analysis of Cu electroplating process with Polyimide substrate fabricated for flexible packaging

2N Au wire bonding for ultra fine picth BGA

Ultra-fine via pitch on flexible substrate for high density interconnect (HDI)