NDLI: Simulation study on the warpage behavior and board-level temperature cycling reliability of PoP potentially for high-speed memory packaging

Content Provider	IEEE Xplore Digital Library
Author	Wei Sun Zhu, W.H. Le, K.S. Tan, H.B.
Copyright Year	2008
Description	Author affiliation: Packaging Anal. & Design Center, United Test & Assembly Center Ltd. (UTAC), Singapore (Wei Sun; Zhu, W.H.; Le, K.S.; Tan, H.B.)
Abstract	PoP is a potential solution to high-speed memory packaging. For PoP package, warpage is known as a concern over package stacking and SMT yield. The PoP package under current study has these features such as fine pitch which is 0.5 mm for both top and bottom, small ball size and that most solder balls are located at the packagepsilas two longer edges. Therefore the solder joint reliability (SJR) in temperature cycling on board (TCoB) test may also pose a concern. The current paper talks about the systematic simulation and optimization of warpage and TCoB SJR for DRAM PoP package. For warpage study, 3D finite element analysis (FEA) was performed. Not only room temperature warpage, but also reflow temperature warpage was investigated. Full factorial DOE analysis with approximation model determination was conducted for both material selection and structural optimization. Based on this study, material selection and layout design guidelines were quickly derived to optimize the warpage performance of this package. In SJR simulation study, various package and stacking configurations were proposed and simulated in an effort to improve the SJR in TCoB test. Suggestions for improvements were made based on those simulation results.
Starting Page	1
Ending Page	8
File Size	1181637
Page Count	8
File Format	PDF
ISBN	9781424427390
DOI	10.1109/ICEPT.2008.4606985
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-07-28
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Materials US Department of Energy Mathematical model Packaging Temperature Analytical models Electromagnetic compatibility solder joint reliability FEA warpage wCSP PoP memory packaging DOE board-level temperature cycling test
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in