NDLI: Effect of High Temperature Storage on Reliability of Sn-Ag-Cu Flip Chip Solder Bumps

Content Provider	IEEE Xplore Digital Library
Author	Xingjia Huang Lee, S.W.R. Ming Li Chen, W.T.
Copyright Year	2006
Description	Author affiliation: Hong Kong Univ. of Sci. & Technol., Kowloon (Xingjia Huang; Lee, S.W.R.)
Abstract	In this study, flip chip (FC) daisy chain test dies with Sn- Ag-Cu solder bumps on Al/Ni(V)/Cu UBM were subjected to a high temperature storage (HTS) test at 175degC for up to 2000 hours. Solder bump shear tests were then performed and the electrical resistance of a daisy-chain pair of solder bumps was measured to investigate the effect of high temperature storage on the reliability of Sn-Ag-Cu solder bumps. After HTS at 175degC for only 24 hours, the solder bump shear strength dropped significantly. But from 100 to 2000 hours, the bump shear strength levels off. Similar to the bump shear strength change, at 175degC for only 24 hours, the electrical resistance of a daisy-chain pair of solder bumps dropped substantially. From 24 to 2000 hours, the electrical resistance increases at first and soon becomes stable. During high temperature storage, Ni atom dissolves into the Cu6Sn5 phase and a complex (Cu,Ni)6Sn5 IMC phase was formed. With prolonged HTS, more Ni atoms dissolve into (Cu,Ni)6Sns IMC. At the same time, the total IMC thickness increased monotonically. During HTS, fine Ag3Sn IMC particles also coarsened noticeably. Fracture surface observation reveals that in the as- received state all solder bumps failed in the bulk solder, while after 24 hours at 175degC brittle failure occurred. For the brittle failure, solder bumps failed not only at the interface of the solder and IMC layer but also at the interface of the IMC layer and UBM. The obtained knowledge of the reliability of Sn-Ag-Cu solder bumps on Al/Ni(V)/Cu UBM will be important for improving the design and processing of the UBM and the reliability of FC packages.
Starting Page	1
Ending Page	7
File Size	2112495
Page Count	7
File Format	PDF
ISBN	9781424408337
DOI	10.1109/EMAP.2006.4430604
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-12-11
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Flip chip High temperature superconductors Testing Electric resistance Performance evaluation Electrical resistance measurement Electric variables measurement Surface cracks Process design Packaging
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in