NDLI: Reliability Evaluation of BOAC and Normal Pad Stacked-Chip Packaging Using 90nm Low-K Wafers

Content Provider	IEEE Xplore Digital Library
Author	Chen, K.M. Tang, K.H. Liu, J.S.
Copyright Year	2006
Description	Author affiliation: United Microelectron. Corp., Hsinchu (Chen, K.M.; Tang, K.H.)
Abstract	This work evaluates the bondability and the reliability tests for the stacked-chip TFBGA wire bond packaging with the Sn-4.0Ag-0.5Cu lead-free solder ball. The bonding-over-active-circuit (BOAC) pad is the top test chip and the normal pad is the bottom test chip and are combined in the stacked-chip packaging. Both test chips are 90 nm low-K dielectric with six copper layers and one layer aluminum pad and a background ranging from 775 mum to 150 mum. To compare the bonding pad strength for the BOAC and normal pad low-K wafers, this study uses depth-sensing indentation method to identify the effective Young's modulus and hardness. The effective average Young's modulus of the normal pad and the BOAC pad are 86 GPa and 69 GPa, respectively. The test results indicate that the effective Young's modulus of the normal pad exceeds that of the BOAC pad by 17 GPa. The average hardness of both test pad structures is very similar, and measures 0.67-0.7 GPa. The wire bonding parameters for both test pads in this study are the same as the normal and the non-low-K pad structure. The bondability test of the ball shear and the wire pull test results are superior to the criteria by 80% and 83.75%, respectively. All stacked-chip TFBGA packaging samples underwent reliability tests, including HAST, TCT, and HTST All the bondability and reliability tests passed the criteria for the BOAC pad and the normal pad low-K structures. Accordingly, this work shows that the proposed stacked-chip TFBGA packaging passes the bondability and the reliability tests. The proposed packaging improves the electrical performance, enhances the utility of the active chip area and saves chip area through the use of low-K and BOAC chips. Furthermore, the results show that the effective Young's modulus can be the index for the pad structure strength, which is obtained from the depth-sensing indentation test.
Starting Page	1
Ending Page	5
File Size	2011883
Page Count	5
File Format	PDF
ISBN	9781424408337
DOI	10.1109/EMAP.2006.4430582
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-12-11
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Testing Wire Copper Aluminum Wafer bonding Electronic packaging thermal management Dielectric materials Microelectronics Adhesives Environmentally friendly manufacturing techniques Stack BOAC Low-K Bondability
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

17.5um thin Cu wire bonding for fragile low-K wafer technology

Investigation of various pad structure influence for copper wire bondability

Effect of Underfill Mechanical Property on Cu/Low-K Delamination for Lead-Free Flip Chip Packaging

Probing and wire bonding of aluminum capped copper pads

Evaluation of Bondability and Reliability of Single Crystal Copper Wire Bonding

Cu interconnects and low-k dielectrics, challenges for chip interconnections and packaging

Impact of low-K wire bond stacked flip chip CSP package material on reliability test

Lead-free solder paste selection and solder joint reliability for copper stud flip chip

Environmentally sound CSP using wire separation technology

Reliability Evaluation of BOAC and Normal Pad Stacked-Chip Packaging Using 90nm Low-K Wafers

Similar Documents

17.5um thin Cu wire bonding for fragile low-K wafer technology

Investigation of various pad structure influence for copper wire bondability

Effect of Underfill Mechanical Property on Cu/Low-K Delamination for Lead-Free Flip Chip Packaging

Probing and wire bonding of aluminum capped copper pads

Evaluation of Bondability and Reliability of Single Crystal Copper Wire Bonding

Cu interconnects and low-k dielectrics, challenges for chip interconnections and packaging

Impact of low-K wire bond stacked flip chip CSP package material on reliability test

Lead-free solder paste selection and solder joint reliability for copper stud flip chip

Environmentally sound CSP using wire separation technology

Reliability Evaluation of BOAC and Normal Pad Stacked-Chip Packaging Using 90nm Low-K Wafers