NDLI: A meta-model assisted coprocessor synthesis framework for compiler/architecture parameters customization

Content Provider	IEEE Xplore Digital Library
Author	Xydis, Sotirios Palermo, Gianluca Zaccaria, Vittorio Silvano, Cristina
Copyright Year	2013
Description	Author affiliation: Politecnico di Milano - Dipartimento di Elettronica e Informazione, Italy (Xydis, Sotirios; Palermo, Gianluca; Zaccaria, Vittorio; Silvano, Cristina)
Abstract	Hardware coprocessors are extensively used in modern heterogeneous systems-on-chip (SoC) designs to provide efficient implementation of application-specific functions. Customized coprocessor synthesis exploits design space exploration to derive Pareto optimal design configurations for a set of targeted metrics. Existing exploration strategies for coprocessor synthesis have been focused on either time consuming iterative scheduling approaches or ad-hoc sampling of the solution space guided by the designer's experience. In this paper, we introduce a meta-model assisted exploration framework that eliminates the aforementioned drawbacks by using response surface models (RSMs) for generating customized coprocessor architectures. The methodology is based on the construction of analytical delay and area models for predicting the quality of the design points without resorting to costly architectural synthesis procedures. Various RSM techniques are evaluated with respect to their accuracy and convergence. We show that the targeted solution space can be accurately modeled through RSMs, thus enabling a speedup of the overall exploration runtime without compromising the quality of results. Comparative experimental results, over a set of real-life benchmarks, prove the effectiveness of the proposed approach in terms of quality improvements of the design solutions and exploration runtime reductions. An MPEG-2 decoder case study describes how the proposed approach can be exploited for customizing the architecture of two hardware accelerated kernels.
Starting Page	659
Ending Page	664
File Size	5006837
Page Count	6
File Format	PDF
ISBN	9781467350716
ISSN	15301591
e-ISBN	9783981537000
DOI	10.7873/DATE.2013.143
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-03-18
Publisher Place	France
Access Restriction	Subscribed
Rights Holder	European Design Automation Association (EDAA)
Subject Keyword	Coprocessors Delays Registers Optimization Accuracy Algorithm design and analysis Engines
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A meta-model assisted coprocessor synthesis framework for compiler/architecture parameters customization

Practical SIMD Vectorization Techniques for Intel® Xeon Phi Coprocessors

Compact Hardware Architecture for Hummingbird Cryptographic Algorithm

A novel processor design flow using processor description language applied to a vector coprocessor

The design of a bit-serial coprocessor to perform multiplication and division on a massively parallel architecture

A New Design of Low Cost Security Coprocessor for Portable Electronic Devices

A VHDL model and Implementation of a Coarse-Grain Reconfigurable Coprocessor for a RISC Core

High-Level Synthesis Methodologies for Delay-Area Optimized Coarse-Grained Reconfigurable Coprocessor Architectures

On Increasing the Computational Efficiency of Long Integer Multiplication on FPGA

A meta-model assisted coprocessor synthesis framework for compiler/architecture parameters customization

Similar Documents

A meta-model assisted coprocessor synthesis framework for compiler/architecture parameters customization

Practical SIMD Vectorization Techniques for Intel® Xeon Phi Coprocessors

Compact Hardware Architecture for Hummingbird Cryptographic Algorithm

A novel processor design flow using processor description language applied to a vector coprocessor

The design of a bit-serial coprocessor to perform multiplication and division on a massively parallel architecture

A New Design of Low Cost Security Coprocessor for Portable Electronic Devices

A VHDL model and Implementation of a Coarse-Grain Reconfigurable Coprocessor for a RISC Core

High-Level Synthesis Methodologies for Delay-Area Optimized Coarse-Grained Reconfigurable Coprocessor Architectures

On Increasing the Computational Efficiency of Long Integer Multiplication on FPGA

A meta-model assisted coprocessor synthesis framework for compiler/architecture parameters customization