NDLI: Optimizing remote accesses for offloaded kernels: Application to high-level synthesis for FPGA

Content Provider	IEEE Xplore Digital Library
Author	Alias, Christophe Darte, Alain Plesco, Alexandru
Copyright Year	2013
Description	Author affiliation: Compsys, LIP, UMR 5668 CNRS, INRIA, ENS-Lyon, UCB-Lyon, France (Alias, Christophe; Darte, Alain; Plesco, Alexandru)
Abstract	Some data- and compute-intensive applications can be accelerated by offloading portions of codes to platforms such as GPGPUs or FPGAs. However, to get high performance for these kernels, it is mandatory to restructure the application, to generate adequate communication mechanisms for the transfer of remote data, and to make good usage of the memory bandwidth. In the context of the high-level synthesis (HLS), from a C program, of hardware accelerators on FPGA, we show how to automatically generate optimized remote accesses for an accelerator communicating to an external DDR memory. Loop tiling is used to enable block communications, suitable for DDR memories. Pipelined communication processes are generated to overlap communications and computations, thereby hiding some latencies, in a way similar to double buffering. Finally, not only intra-tile but also inter-tile data reuse is exploited to avoid remote accesses when data are already available in the local memory. Our first contribution is to show how to generate the sets of data to be read from (resp. written to) the external memory just before (resp. after) each tile so as to reduce communications and reuse data as much as possible in the accelerator. The main difficulty arises when some data may be (re)defined in the accelerator and should be kept locally. Our second contribution is an optimized code generation scheme, entirely at source-level, i.e., in C, that allows us to compile all the necessary glue (the communication processes) with the same HLS tool as for the computation kernel. Both contributions use advanced polyhedral techniques for program analysis and transformation. Experiments with Altera HLS tools demonstrate how to use our techniques to efficiently map C kernels to FPGA.
Starting Page	575
Ending Page	580
File Size	605689
Page Count	6
File Format	PDF
ISBN	9781467350716
ISSN	15301591
e-ISBN	9783981537000
DOI	10.7873/DATE.2013.127
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-03-18
Publisher Place	France
Access Restriction	Subscribed
Rights Holder	European Design Automation Association (EDAA)
Subject Keyword	Acceleration Indexes
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Optimizing remote accesses for offloaded kernels: application to high-level synthesis for FPGA ( DATE '13 )

Optimizing remote accesses for offloaded kernels: application to high-level synthesis for FPGA ( PPoPP '12 )

Optimizing remote accesses for offloaded kernels:application to high-level synthesis for FPGA

Optimizing Remote Accesses for Offloaded Kernels: Application to HighLevel Synthesis for FPGA (2013)

Bit-level optimization for high-level synthesis and FPGA-based acceleration

SOMA: a tool for synthesizing and optimizing memory accesses in ASICs

SOMA: a tool for synthesizing and optimizing memory accesses in ASICs

FPGA based hardware acceleration of sensor matrix

Acceleration by Inline Cache for Memory-Intensive Algorithms on FPGA via High-Level Synthesis

Optimizing remote accesses for offloaded kernels: Application to high-level synthesis for FPGA

Similar Documents

Optimizing remote accesses for offloaded kernels: application to high-level synthesis for FPGA ( DATE '13 )

Optimizing remote accesses for offloaded kernels: application to high-level synthesis for FPGA ( PPoPP '12 )

Optimizing remote accesses for offloaded kernels:application to high-level synthesis for FPGA

Optimizing Remote Accesses for Offloaded Kernels: Application to HighLevel Synthesis for FPGA (2013)

Bit-level optimization for high-level synthesis and FPGA-based acceleration

SOMA: a tool for synthesizing and optimizing memory accesses in ASICs

SOMA: a tool for synthesizing and optimizing memory accesses in ASICs

FPGA based hardware acceleration of sensor matrix

Acceleration by Inline Cache for Memory-Intensive Algorithms on FPGA via High-Level Synthesis

Optimizing remote accesses for offloaded kernels: Application to high-level synthesis for FPGA