NDLI: Dynamic configuration prefetching based on piecewise linear prediction

Content Provider	IEEE Xplore Digital Library
Author	Lifa, Adrian Eles, Petru Peng, Zebo
Copyright Year	2013
Description	Author affiliation: Linköping University, Sweden (Lifa, Adrian; Eles, Petru; Peng, Zebo)
Abstract	Modern systems demand high performance, as well as high degrees of flexibility and adaptability. Many current applications exhibit a dynamic and nonstationary behavior, having certain characteristics in one phase of their execution, that will change as the applications enter new phases, in a manner unpredictable at design-time. In order to meet the performance requirements of such systems, it is important to have on-line optimization algorithms, coupled with adaptive hardware platforms, that together can adjust to the run-time conditions. We propose an optimization technique that minimizes the expected execution time of an application by dynamically scheduling hardware prefetches. We use a piecewise linear predictor in order to capture correlations and predict the hardware modules to be reached. Experiments show that the proposed algorithm outperforms the previous state-of-art in reducing the expected execution time by up to 27% on average.
Starting Page	815
Ending Page	820
File Size	430923
Page Count	6
File Format	PDF
ISBN	9781467350716
ISSN	15301591
e-ISBN	9783981537000
DOI	10.7873/DATE.2013.173
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-03-18
Publisher Place	France
Access Restriction	Subscribed
Rights Holder	European Design Automation Association (EDAA)
Subject Keyword	Prefetching Hardware History Registers Field programmable gate arrays Correlation Prediction algorithms
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Interprocedural Placement-Aware Configuration Prefetching for FPGA-Based Systems

Dynamic configuration prefetching based on piecewise linear prediction

Implementation of a block based neural branch predictor

JTAG-based bitstream compression for FPGA configuration

HW/SW partitioning for region-based dynamic partial reconfigurable FPGAs

Minimization of average execution time based on speculative FPGA configuration prefetch

Dynamic configuration prefetching based on piecewise linear prediction.

A dependable and dynamic network on chip suitable for FPGA-based reconfigurable systems

A Reconfigurable Framework for Performance Enhancement With Dynamic FPGA Configuration Prefetching

Dynamic configuration prefetching based on piecewise linear prediction

Similar Documents

Interprocedural Placement-Aware Configuration Prefetching for FPGA-Based Systems

Dynamic configuration prefetching based on piecewise linear prediction

Implementation of a block based neural branch predictor

JTAG-based bitstream compression for FPGA configuration

HW/SW partitioning for region-based dynamic partial reconfigurable FPGAs

Minimization of average execution time based on speculative FPGA configuration prefetch

Dynamic configuration prefetching based on piecewise linear prediction.

A dependable and dynamic network on chip suitable for FPGA-based reconfigurable systems

A Reconfigurable Framework for Performance Enhancement With Dynamic FPGA Configuration Prefetching

Dynamic configuration prefetching based on piecewise linear prediction