NDLI: Intuitive ECO synthesis for high performance circuits

Content Provider	IEEE Xplore Digital Library
Author	Ren, Haoxing Puri, Ruchir Reddy, Lakshmi Krishnaswamy, Smita Washburn, Cindy Earl, Joel Keinert, Joachim
Copyright Year	2013
Description	Author affiliation: IBM T. J. Watson Research Center, Yorktown Heights, NY, USA (Ren, Haoxing; Puri, Ruchir) \|\| Columbia University, New York, USA (Krishnaswamy, Smita) \|\| IBM System Technology Group, Boeblingen, Germany (Keinert, Joachim) \|\| IBM System and Technology Group, Rochester, MN, USA (Earl, Joel) \|\| IBM System and Technology Group, Fishkill, NY, USA (Reddy, Lakshmi; Washburn, Cindy)
Abstract	In the IC industry, chip design cycles are becoming more compressed, while designs themselves are growing in complexity. These trends necessitate efficient methods to handle late-stage engineering change orders (ECOs) to the functional specification, often in response to errors discovered after much of the implementation is finished. Past ECO synthesis algorithms have typically treated ECOs as functional errors and applied error diagnosis techniques to solve them. However, error diagnosis methods are primarily geared towards finding a single change, and moreover, tend to be computationally complex. In this paper, we propose a unique methodology that can systematically incorporate human intuition into the ECO process. Our methodology involves finding a set of directly substitutable points known as functional correspondences between the original implementation and the new specification by using name-preserving synthesis and user hints, to diminish the size of the ECO problem. On average, our approach can reduce the size of logic changes by 94% from those reported in current literature. We then incorporate our logic ECO changes into an incremental physical synthesis flow to demonstrate its usability in an industrial setting. Our ECO synthesis methodology is evaluated on high-performance industrial designs. Results indicate that post-ECO worst negative slack (WNS) improved 14% and total negative slack (TNS) improved 46% over pre-ECO.
Starting Page	1002
Ending Page	1007
File Size	446860
Page Count	6
File Format	PDF
ISBN	9781467350716
ISSN	15301591
e-ISBN	9783981537000
DOI	10.7873/DATE.2013.209
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-03-18
Publisher Place	France
Access Restriction	Subscribed
Rights Holder	European Design Automation Association (EDAA)
Subject Keyword	Logic gates Timing Runtime Algorithm design and analysis Optimization Error correction Solid modeling Physical Synthesis Engineering Change Order Logic Synthesis
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Intuitive ECO synthesis for high performance circuits

Interpolation-based incremental ECO synthesis for multi-error logic rectification

Timing ECO Optimization Via Bézier Curve Smoothing and Fixability Identification

A fast algorithm for locating and correcting simple design errors in VLSI digital circuits

Extraction error analysis, diagnosis and correction in custom-made high-performance designs

Fast comparisons of circuit implementations

Unified Challenges in Nano-CMOS High-Level Synthesis

Parameterized free space redistribution for engineering change in placement of integrated circuits

Speeding Up Physical Synthesis with Transactional Timing Analysis

Intuitive ECO synthesis for high performance circuits

Similar Documents

Intuitive ECO synthesis for high performance circuits

Interpolation-based incremental ECO synthesis for multi-error logic rectification

Timing ECO Optimization Via Bézier Curve Smoothing and Fixability Identification

A fast algorithm for locating and correcting simple design errors in VLSI digital circuits

Extraction error analysis, diagnosis and correction in custom-made high-performance designs

Fast comparisons of circuit implementations

Unified Challenges in Nano-CMOS High-Level Synthesis

Parameterized free space redistribution for engineering change in placement of integrated circuits

Speeding Up Physical Synthesis with Transactional Timing Analysis

Intuitive ECO synthesis for high performance circuits