NDLI: High-Level Synthesis Methodologies for Delay-Area Optimized Coarse-Grained Reconfigurable Coprocessor Architectures

Content Provider	IEEE Xplore Digital Library
Author	Xydis, S. Pekmestzi, K. Soudris, D. Economakos, G.
Copyright Year	2010
Abstract	As Very Large Scale Integration (VLSI) process technology continues to scale down transistor sizes, modern computing devices are becoming extremely complex. In order to face this complexity explosion, the shifting of design methodologies towards higher level of abstraction has been proposed. This high level view of the design procedure enables the automated synthesis of applications’ architecture that is written in an application-level description i.e. C/C++. Additionally, it allows designers to explore the tradeoffs between different system and implementation parameters to conclude in an efficient design solution. The work done during this PhD thesis targets the exploration and optimization of the design solutions in a global manner, by focusing on the combined development of novel (i) system-level automated design methodologies/tools and (ii) circuit-level techniques for a specific class of system architectures - reconfigurable systems. Reconfigurable Computing has been proposed as a new paradigm to address the conflicting design requirements for high performance and area efficiency. Towards this direction, fine- and coarse-grained reconfigurable coprocessor architectures have been presented. Unlike fine-grained, coarse-grained architectures (CGA) operate at the word level of granularity exhibiting better power and performance features, close to ASIC solutions [1]. However, a performance-area-power gap still exists for CGAs to overcome ASIC implementations [2]. Thus, new fundamental design problems/questions has been raised. Does this gap be a bridgeable one? How can CGAs shift even closer to ASIC datapaths? In order to address the aforementioned problems, we identified that hardware sharing at the bit-level generates CGAs with performance and area characteristics closer to ASICs than the existing ones. Thus, this thesis proposes new architectural templates and the corresponding high level synthesis methodologies to enable a new shifting on the state-of-the-art of CGAs.
Starting Page	486
Ending Page	487
File Size	227703
Page Count	2
File Format	PDF
ISBN	9781424473212
e-ISBN	9781424473205
DOI	10.1109/ISVLSI.2010.8
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-07-05
Publisher Place	Greece
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Optimization Coprocessors Space exploration Hardware Design automation Computer architecture Discrete cosine transforms design space exploration high level synthesis coarse-grained reconfigurable architectures datapath optimization DSP coprocessor
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

High Performance and Area Efficient Flexible DSP Datapath Synthesis

Resource sharing and pipelining in coarse-grained reconfigurable architecture for domain-specific optimization

Flexible Datapath Synthesis through Arithmetically Optimized Operation Chaining

Compilation approach for coarse-grained reconfigurable architectures

Design and evaluation of a coarse-grained reconfigurable architecture.

The design of dynamically reconfigurable datapath coprocessors

Dynamic context management for coarse-grained reconfigurable array DSP architecture

Design Space Exploration for Efficient Resource Utilization in Coarse-Grained Reconfigurable Architecture

Exploring the design space of an optimized compiler approach for mesh-like coarse-grained reconfigurable architectures

High-Level Synthesis Methodologies for Delay-Area Optimized Coarse-Grained Reconfigurable Coprocessor Architectures

Similar Documents

High Performance and Area Efficient Flexible DSP Datapath Synthesis

Resource sharing and pipelining in coarse-grained reconfigurable architecture for domain-specific optimization

Flexible Datapath Synthesis through Arithmetically Optimized Operation Chaining

Compilation approach for coarse-grained reconfigurable architectures

Design and evaluation of a coarse-grained reconfigurable architecture.

The design of dynamically reconfigurable datapath coprocessors

Dynamic context management for coarse-grained reconfigurable array DSP architecture

Design Space Exploration for Efficient Resource Utilization in Coarse-Grained Reconfigurable Architecture

Exploring the design space of an optimized compiler approach for mesh-like coarse-grained reconfigurable architectures

High-Level Synthesis Methodologies for Delay-Area Optimized Coarse-Grained Reconfigurable Coprocessor Architectures