NDLI: All-screen-printed 120-µM-thin large-area silicon solar cells applying dielectric rear passivation and laser-fired contacts reaching 18% efficiency

Content Provider	IEEE Xplore Digital Library
Author	Gautero, L. Hofmann, M. Rentsch, J. Lemke, A. Mack, S. Seiffe, J. Nekarda, J. Biro, D. Wolf, A. Bitnar, B. Sallese, J.-M. Preu, R.
Copyright Year	2009
Description	Author affiliation: Fraunhofer Institute for Solar Energy Systems (ISE), Heidenhofstrasse 2, D-79110 Freiburg, Germany (Gautero, L.; Hofmann, M.; Rentsch, J.; Lemke, A.; Mack, S.; Seiffe, J.; Nekarda, J.; Biro, D.; Wolf, A.; Preu, R.) \|\| Ecole Polytechnique Fédérale de Lausanne, 1015, Switzerland (Sallese, J.-M.) \|\| SolarWorld Innovations GmbH, Berthelsdorfer Str. 111 A, D-09599 Freiberg, Germany (Bitnar, B.)
Abstract	The market need for a lower price per Watt asks for the development of solar cell designs with a low production cost and a high performance. An approach to reach a high efficiency with a solar cell structure containing a diffused emitter on a p-type silicon wafer is the implementation of a PERC structure on the rear side [1]. This structure gets advantageous to the standard screen printed solar cell when its production cost stays comparable to the latter and offers a higher efficiency [2]. Since this technique can inherently be applied to thinner wafers, an additional advantage comes from the reduced material consumption. The purpose of this work is to introduce a production sequence able to create a PERC structure on thin silicon wafers using steps available in the PV industry or at least close to industrial application. Applying this process on Czochralski (Cz) wafers of 120 µm thickness, a stable efficiency of 18.0 % was achieved
Starting Page	001888
Ending Page	001893
File Size	1468342
Page Count	6
File Format	PDF
ISBN	9781424429493
ISSN	01608371
DOI	10.1109/PVSC.2009.5411562
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-06-07
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Silicon Photovoltaic cells Dielectrics Passivation Costs Production Surface cleaning Silver Surface texture Wet etching
Content Type	Text
Resource Type	Article
Subject	Industrial and Manufacturing Engineering Control and Systems Engineering Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in