NDLI: Highly scalable parallel processing of extracellular recordings of Multielectrode Arrays

Content Provider	IEEE Xplore Digital Library
Author	Gehring, T.V. Vasilaki, E. Giugliano, M.
Copyright Year	2015
Description	Author affiliation: Dept. of Comput. Sci., Univ. of Sheffield, Sheffield, UK (Gehring, T.V.; Vasilaki, E.; Giugliano, M.)
Abstract	Technological advances of Multielectrode Arrays (MEAs) used for multisite, parallel electrophysiological recordings, lead to an ever increasing amount of raw data being generated. Arrays with hundreds up to a few thousands of electrodes are slowly seeing widespread use and the expectation is that more sophisticated arrays will become available in the near future. In order to process the large data volumes resulting from MEA recordings there is a pressing need for new software tools able to process many data channels in parallel. Here we present a new tool for processing MEA data recordings that makes use of new programming paradigms and recent technology developments to unleash the power of modern highly parallel hardware, such as multi-core CPUs with vector instruction sets or GPGPUs. Our tool builds on and complements existing MEA data analysis packages. It shows high scalability and can be used to speed up some performance critical pre-processing steps such as data filtering and spike detection, helping to make the analysis of larger data sets tractable.
Starting Page	4178
Ending Page	4181
File Size	587705
Page Count	4
File Format	PDF
ISSN	1557170X
e-ISBN	9781424492718
DOI	10.1109/EMBC.2015.7319315
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-08-25
Publisher Place	Italy
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Hardware Runtime Programming Kernel Arrays Standards
Content Type	Text
Resource Type	Article
Subject	Signal Processing Biomedical Engineering Health Informatics Computer Vision and Pattern Recognition

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Common median referencing for improved action potential detection with multielectrode arrays

Spike detection in extracellular recordings by hybrid blind beamforming

Acceleration of Fiber Tracking in DTI Tractography by Reconfigurable Computer Hardware

Hardware Considerations of a Spatial Filter for Decorrelating High-density Multielectrode Neural Recordings

Massively parallel neural signal processing: System-on-Chip design with FPGAs

Hardware Accelerator for Genomic Sequence Alignment

Spike-feature based estimation of electrode position in extracellular neural recordings

Auditory evoked responses from Ear-EEG recordings

An information-theoretic approach to motor action decoding with a reconfigurable parallel architecture

Highly scalable parallel processing of extracellular recordings of Multielectrode Arrays

Similar Documents

Common median referencing for improved action potential detection with multielectrode arrays

Spike detection in extracellular recordings by hybrid blind beamforming

Acceleration of Fiber Tracking in DTI Tractography by Reconfigurable Computer Hardware

Hardware Considerations of a Spatial Filter for Decorrelating High-density Multielectrode Neural Recordings

Massively parallel neural signal processing: System-on-Chip design with FPGAs

Hardware Accelerator for Genomic Sequence Alignment

Spike-feature based estimation of electrode position in extracellular neural recordings

Auditory evoked responses from Ear-EEG recordings

An information-theoretic approach to motor action decoding with a reconfigurable parallel architecture

Highly scalable parallel processing of extracellular recordings of Multielectrode Arrays