NDLI: Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints

Content Provider	IEEE Xplore Digital Library
Author	Ludovici, D. Gilabert, F. Medardoni, S. Gomez, C. Gomez, M.E. Lopez, P. Gaydadjiev, G.N. Bertozzi, D.
Copyright Year	2009
Description	Author affiliation: ENDIF, University of Ferrara, 44100, Italy (Medardoni, S.; Bertozzi, D.) \|\| Dept. of Computer Engineering, Universidad Politecnica de Valencia, Spain (Gilabert, F.; Gomez, C.; Gomez, M.E.; Lopez, P.) \|\| Computer Engineering Lab., Delft University of Technology, The Netherlands (Ludovici, D.; Gaydadjiev, G.N.)
Abstract	Most of past evaluations of fat-trees for on-chip interconnection networks rely on oversimplifying or even irrealistic architecture and traffic pattern assumptions, and very few layout analyses are available to relieve practical feasibility concerns in nanoscale technologies. This work aims at providing an in-depth assessment of physical synthesis efficiency of fat-trees and at extrapolating silicon-aware performance figures to back-annotate in the system-level performance analysis. A 2D mesh is used as a reference architecture for comparison, and a 65 nm technology is targeted by our study. Finally, in an attempt to mitigate the implementation cost of k-ary n-tree topologies, we also review an alternative unidirectional multi-stage interconnection network which is able to simplify the fat-tree architecture and to minimally impact performance.
Starting Page	562
Ending Page	565
File Size	145378
Page Count	4
File Format	PDF
ISBN	9781424437818
ISSN	15301591
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-04-20
Publisher Place	France
Access Restriction	Subscribed
Rights Holder	European Design Automation Association (EDAA)
Subject Keyword	Network topology Network-on-a-chip Switches Computer architecture Multiprocessor interconnection networks Costs Telecommunication traffic Network synthesis Parallel processing Scalability
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Gaydadjiev; ”Assessing Fat-Tree topologies for Regular Network-on-Chip Design under Nanoscale Technology Constraints (2009)

A Comparative Performance Evaluation of Network-on-Chip Architectures under Self-Similar Traffic

Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints

Designing Regular Network-on-Chip Topologies under Technology, Architecture and Software Constraints

A memory-effective routing strategy for regular interconnection networks

RUFT: Simplifying the Fat-Tree Topology

Beyond Fat--tree: Unidirectional Load--Balanced Multistage Interconnection Network

Traffic-balanced IP mapping algorithm for 2D-mesh On-Chip-Networks

Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework

Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints

Similar Documents

Gaydadjiev; ”Assessing Fat-Tree topologies for Regular Network-on-Chip Design under Nanoscale Technology Constraints (2009)

A Comparative Performance Evaluation of Network-on-Chip Architectures under Self-Similar Traffic

Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints

Designing Regular Network-on-Chip Topologies under Technology, Architecture and Software Constraints

A memory-effective routing strategy for regular interconnection networks

RUFT: Simplifying the Fat-Tree Topology

Beyond Fat--tree: Unidirectional Load--Balanced Multistage Interconnection Network

Traffic-balanced IP mapping algorithm for 2D-mesh On-Chip-Networks

Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework

Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints