NDLI: A parametric approach for handling local variation effects in timing analysis

Content Provider	IEEE Xplore Digital Library
Author	Mutlu, A. Jiayong Le Molina, R. Celik, M.
Copyright Year	2009
Description	Author affiliation: Extreme DA Corp., Santa Clara, CA, USA (Mutlu, A.; Jiayong Le; Molina, R.; Celik, M.)
Abstract	In this paper we propose a new methodology, called parametric on chip variation (POCV) analysis, to determine local process variation effects on the timing of designs. The proposed methodology requires relative delay and parasitic variations of cells and interconnects, respectively. Once this information is provided, delays and arrival times are propagated to calculate slacks as a function of these relative variations. A key characteristic of the POCV analysis is that it does not require a statistical library characterization or statistical RC extraction. The POCV method has been implemented in a timing analysis software, and tested on multiple production designs on 65 nm and 45 nm technology nodes, including multi-million instance designs. Our observation was that compared to the existing methods, POCV removes unrealistical pessimism on the setup paths and captures risks on the hold paths, with no changes to the existing timing sign-off environment.
Starting Page	126
Ending Page	129
File Size	310343
Page Count	4
File Format	PDF
ISBN	9781605584973
ISSN	0738100X
DOI	10.1145/1629911.1629949
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-07-26
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Association for Computing Machinery, Inc. (ACM)
Subject Keyword	Timing Integrated circuit interconnections Permission Algorithm design and analysis Performance analysis Integrated circuit technology Manufacturing processes Propagation delay Software libraries Data mining On Chip Variation (OCV) parametric analysis
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A parametric approach for handling local variation effects in timing analysis

Parametric analysis to determine accurate interconnect extraction corners for design performance

Correlation-aware statistical timing analysis with non-Gaussian delay distributions

Low power clocking strategies in deep submicron technologies

Statistical critical path analysis considering correlations

PARADE: parametric delay evaluation under process variation [IC modeling]

Equivalent waveform propagation for static timing analysis

Timing constraints for correct performance

Variation-Aware, Library Compatible Delay Modeling Strategy

A parametric approach for handling local variation effects in timing analysis

Similar Documents

A parametric approach for handling local variation effects in timing analysis

Parametric analysis to determine accurate interconnect extraction corners for design performance

Correlation-aware statistical timing analysis with non-Gaussian delay distributions

Low power clocking strategies in deep submicron technologies

Statistical critical path analysis considering correlations

PARADE: parametric delay evaluation under process variation [IC modeling]

Equivalent waveform propagation for static timing analysis

Timing constraints for correct performance

Variation-Aware, Library Compatible Delay Modeling Strategy

A parametric approach for handling local variation effects in timing analysis