NDLI: Flip-chip routing with unified area-I/O pad assignments for package-board co-design

Content Provider	IEEE Xplore Digital Library
Author	Jia-Wei Fang Wong, M.D.F. Yao-Wen Chang
Copyright Year	2009
Description	Author affiliation: Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan (Jia-Wei Fang; Yao-Wen Chang) \|\| Department of Electrical and Computer Engineering, University of Illinois at Urbana-Champaign, USA (Wong, M.D.F.)
Abstract	In this paper, we present a novel flip-chip routing algorithm for package-board co-design. Unlike the previous works that can consider only either free- or pre-assignment routing, our router is the first work in the literature that can handle both the free-and pre-assignment routing. Based on the computational geometry techniques (e.g., the Delaunay triangulation and the Voronoi diagram), the router applies a unified network-flow formulation to perform congestion estimation for the pre-assignment routing. According to the congestion map, the network-flow formulation can also consider the free-assignment nets during the routing for the pre-assignment ones. Then, the router modifies the network-flow formulation to optimally assign and route the free-assignment nets, considering the routed pre-assignment nets. With the package and board co-design flow, we can achieve 100% routing completion. Experimental results based on industry designs demonstrate the high-quality of our algorithm.
Starting Page	336
Ending Page	339
File Size	447281
Page Count	4
File Format	PDF
ISBN	9781605584973
ISSN	0738100X
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-07-26
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Association for Computing Machinery, Inc. (ACM)
Subject Keyword	Routing Algorithm design and analysis Electronics packaging Computational geometry Integrated circuit packaging Integrated circuit layout Very large scale integration Signal design Printed circuits Physical Design Detailed Routing Global Routing
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Flip-chip routing with unified area-i/o pad assignments for package-board co-design ∗.

Flip-chip routing with unified area-I/O pad assignments for package-board co-design

Area-I/O Flip-Chip Routing for Chip-Package Co-Design Considering Signal Skews

A routing algorithm for flip-chip design

Area-I/O flip-chip routing for chip-package co-design

Efficient Bump-Pad Geometries to Relax Design Rules Required for High Density I/O Area Array Packaging

A visualization-based approach for bump-pad/IO-ball placement and routing in flip-chip/BGA technology

BGA package ball field interaction with manufacturing and design

Area-i/o flip-chip routing for chip-package co-design.

Flip-chip routing with unified area-I/O pad assignments for package-board co-design

Similar Documents

Flip-chip routing with unified area-i/o pad assignments for package-board co-design ∗.

Flip-chip routing with unified area-I/O pad assignments for package-board co-design

Area-I/O Flip-Chip Routing for Chip-Package Co-Design Considering Signal Skews

A routing algorithm for flip-chip design

Area-I/O flip-chip routing for chip-package co-design

Efficient Bump-Pad Geometries to Relax Design Rules Required for High Density I/O Area Array Packaging

A visualization-based approach for bump-pad/IO-ball placement and routing in flip-chip/BGA technology

BGA package ball field interaction with manufacturing and design

Area-i/o flip-chip routing for chip-package co-design.

Flip-chip routing with unified area-I/O pad assignments for package-board co-design