NDLI: Spare-cell-aware multilevel analytical placement

Content Provider	IEEE Xplore Digital Library
Author	Zhe-Wei Jiang Meng-Kai Hsu Yao-Wen Chang Kai-Yuan Chao
Copyright Year	2009
Description	Author affiliation: Enterprise Microprocessor Group, Intel Corporation, Hillsboro, OR, USA (Kai-Yuan Chao) \|\| Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan (Zhe-Wei Jiang; Meng-Kai Hsu; Yao-Wen Chang)
Abstract	Post-silicon validation has recently drawn designers' attention due to its increasing impacts on the VLSI design cycle and cost. One key feature of the post-silicon validation is the use of spare cells. In the literature, most existing works focus on developing new delicate spare cell structures. On the other hand, the placement of spare cells has a crucial impact on the design cycle and cost of the post-silicon debugging; however, there exists not much work on this placement problem. In this paper, we propose the first spare-cell-aware analytical placement framework which predicts the spare cell requirement and considers spare cell insertion during global placement. We also propose a multilevel spare cell insertion technique which provides a more efficient spare cell planning and a better control of quality impact due to spare cell insertion. To guide the selection of available spare cell positions during insertion, we propose a mixed-integer-linear-programming formulation to determine the optimal spare cell positions. Experimental results show that our algorithm can averagely achieve 17–33% and 1.77–2.61X better quality of spare cell insertion than that of the existing spare cell insertion algorithms, UniSpare [10] and PostSpare [22,26], on the tested real designs with 1–5% spare cell insertion rates.
Starting Page	430
Ending Page	435
File Size	445219
Page Count	6
File Format	PDF
ISBN	9781605584973
ISSN	0738100X
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-07-26
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Association for Computing Machinery, Inc. (ACM)
Subject Keyword	Debugging Costs Algorithm design and analysis Manufacturing Design engineering Very large scale integration Physics computing Computer errors Permission Chaos Placement Physical Design Spare Cells
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Spare-cell-aware multilevel analytical placement

Routability-driven analytical placement by net overlapping removal for large-scale mixed-size designs

An Analytical Placer for VLSI Standard Cell Placement

Automated Design Debugging With Abstraction and Refinement

Spare-cell-aware multilevel analytical placement (2009).

Scaling VLSI design debugging with interpolation

Algorithm For Large-scale Flat Placement

A fast hierarchical quadratic placement algorithm

Top Down Design and Testability of VLSI Circuits

Spare-cell-aware multilevel analytical placement

Similar Documents

Spare-cell-aware multilevel analytical placement

Routability-driven analytical placement by net overlapping removal for large-scale mixed-size designs

An Analytical Placer for VLSI Standard Cell Placement

Automated Design Debugging With Abstraction and Refinement

Spare-cell-aware multilevel analytical placement (2009).

Scaling VLSI design debugging with interpolation

Algorithm For Large-scale Flat Placement

A fast hierarchical quadratic placement algorithm

Top Down Design and Testability of VLSI Circuits

Spare-cell-aware multilevel analytical placement