NDLI: ExtensiveSlackBalance: an approach to make front-end tools aware of clock skew scheduling

Content Provider	IEEE Xplore Digital Library
Author	Kui Wang Lian Duan Xu Cheng
Copyright Year	2006
Description	Author affiliation: Dept. of Comput. Sci., Peking Univ., Beijing (Kui Wang; Lian Duan; Xu Cheng)
Abstract	In the traditional ASIC flow, clock skew scheduling (CSS), as a method to improve timing, is usually employed during the CTS (clock tree synthesis) step while front-end tools do not take clock skew as a manageable resource. This limits the potential of the subsequent CSS. To overcome such limitations, we design an enhanced CSS algorithm ExtensiveSlackBalance and integrate it into the back-annotation and re-optimization iterations of the current industrial flow. Experiment results show that, the clock frequency can be improved to 26.2% on average compared to 6.4% in the traditional ASIC flow
Sponsorship	SiCda EDA Consortium IEEE Circuits & Syst. Soc. IEEE CASS/CANDE CANDE CEDA
Starting Page	951
Ending Page	954
File Size	1706591
Page Count	4
File Format	PDF
ISBN	1595933816
ISSN	0738100X
DOI	10.1109/DAC.2006.229417
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-07-24
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Association for Computing Machinery, Inc. (ACM)
Subject Keyword	Clocks Cascading style sheets Algorithm design and analysis Job shop scheduling Application specific integrated circuits Processor scheduling Delay effects Scheduling algorithm Sequential circuits Timing back-annotation Algorithms clock skew skew scheduling logic synthesis
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

ExtensiveSlackBalance: an approach to make front-end tools aware of clock skew scheduling

Performance improvement of edge-triggered sequential circuits

A Fast Heuristic Algorithm for Multidomain Clock Skew Scheduling

Clock skew scheduling for timing speculation

Inversed Temperature Dependence aware clock skew scheduling for sequential circuits

Dual-Vth leakage reduction with Fast Clock Skew Scheduling Enhancement

A fast incremental clock skew scheduling algorithm for slack optimization

False path and clock scheduling based yield-aware gate sizing

Efficient Incremental Clock Latency Scheduling for Large Circuits

ExtensiveSlackBalance: an approach to make front-end tools aware of clock skew scheduling

Similar Documents

ExtensiveSlackBalance: an approach to make front-end tools aware of clock skew scheduling

Performance improvement of edge-triggered sequential circuits

A Fast Heuristic Algorithm for Multidomain Clock Skew Scheduling

Clock skew scheduling for timing speculation

Inversed Temperature Dependence aware clock skew scheduling for sequential circuits

Dual-Vth leakage reduction with Fast Clock Skew Scheduling Enhancement

A fast incremental clock skew scheduling algorithm for slack optimization

False path and clock scheduling based yield-aware gate sizing

Efficient Incremental Clock Latency Scheduling for Large Circuits

ExtensiveSlackBalance: an approach to make front-end tools aware of clock skew scheduling