NDLI: Software architecture exploration for high-performance security processing on a multiprocessor mobile SoC

Content Provider	IEEE Xplore Digital Library
Author	Arora, D. Raghunathan, A. Ravi, S. Sankaradass, M. Jha, N.K. Chakradhar, S.T.
Copyright Year	2006
Description	Author affiliation: Dept. of Electr. Engineerin, Princeton Univ., NJ (Arora, D.)
Abstract	We present a systematic methodology for exploring the security processing software architecture for a commercial heterogeneous multiprocessor system-on-chip (SoC) for mobile devices. The SoC contains multiple host processors executing applications and a dedicated programmable security processing engine. We developed an exploration methodology to map the code and data of security software libraries onto the platform, with the objective of maximizing the overall application-visible performance. The salient features of the methodology include (i) the use of real performance measurements from a prototyping board that contains the target platform to drive the exploration, (ii) a new data structure access profiling framework that allows us to accurately model the communication overheads involved in offloading a given set; of functions to the security processor, and (iii) an exact branch-and-bound based design space exploration algorithm that determines the best mapping of security library functions and data structures to the host and security processors. We used the proposed framework to map a commercial security library to the target mobile application SoC. The resulting optimized software architecture outperformed several manually-designed software architectures, resulting in up to 12.5times speedup for individual cryptographic operations (encryption, hashing) and 2.2times-6.2times speedup for applications such as a digital rights management (DRM) agent and secure sockets layer (SSL) client. We also demonstrate the applicability of our framework to software architecture exploration in other multiprocessor scenarios
Sponsorship	SiCda EDA Consortium IEEE Circuits & Syst. Soc. IEEE CASS/CANDE CANDE CEDA
Starting Page	496
Ending Page	501
File Size	3491001
Page Count	6
File Format	PDF
ISBN	1595933816
ISSN	0738100X
DOI	10.1109/DAC.2006.229267
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-07-24
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Association for Computing Machinery, Inc. (ACM)
Subject Keyword	Software architecture Data security Application software Software libraries Data structures Cryptography Multiprocessing systems Engines Measurement Software prototyping computation offloading Security Performance Software partitioning
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Software architecture exploration for high-performance security processing on a multiprocessor mobile SoC

Exploring Software Partitions for Fast Security Processing on a Multiprocessor Mobile SoC

Software architecture exploration for high-performance security processing on a multiprocessor mobile SoC (2006)

Modelling and Exploration Environment for Application Specific Multiprocessor Systems

MULTIPAR: behavioral partitioning for synthesizing application-specific multiprocessor architecture

Automated bus generation for multiprocessor SoC design

Performance Evaluation of Cluster-Based Homogeneous Multiprocessor System-on-Chip Using FPGA Device

Fast Prototyping of POSIX Based Applications on a Multiprocessor SoC Architecture: "Hardware-Dependent Software Oriented Approach"

Prototyping pipelined applications on a heterogeneous FPGA multiprocessor virtual platform

Software architecture exploration for high-performance security processing on a multiprocessor mobile SoC

Similar Documents

Software architecture exploration for high-performance security processing on a multiprocessor mobile SoC

Exploring Software Partitions for Fast Security Processing on a Multiprocessor Mobile SoC

Software architecture exploration for high-performance security processing on a multiprocessor mobile SoC (2006)

Modelling and Exploration Environment for Application Specific Multiprocessor Systems

MULTIPAR: behavioral partitioning for synthesizing application-specific multiprocessor architecture

Automated bus generation for multiprocessor SoC design

Performance Evaluation of Cluster-Based Homogeneous Multiprocessor System-on-Chip Using FPGA Device

Fast Prototyping of POSIX Based Applications on a Multiprocessor SoC Architecture: "Hardware-Dependent Software Oriented Approach"

Prototyping pipelined applications on a heterogeneous FPGA multiprocessor virtual platform

Software architecture exploration for high-performance security processing on a multiprocessor mobile SoC