NDLI: Configurable cache subsetting for fast cache tuning

Content Provider	IEEE Xplore Digital Library
Author	Viana, P. Gordon-Ross, A. Keogh, E. Barros, E. Vahid, F.
Copyright Year	2006
Description	Author affiliation: Pernambuco Fed. Univ., Recife (Viana, P.)
Abstract	Numerous variations of configurable caches, having variable parameters like total size, line size, and associativity, have been proposed in commercial microprocessors in recent years. Tuning a configurable cache to a target application has been shown to reduce memory-access power by over 50%. However, searching the configuration space for the best configuration can require much time or power, even when using recent cache tuning heuristics. We sought to determine, for a particular domain of applications, the smallest subset of cache configurations that would still enable effective tuning. For a suite of 34 benchmarks and a cache with 18 possible configurations, we determine through an exhaustive search of all possible subsets, that only 3 or 4 candidate configurations are necessary to support tuning. We introduce a new heuristic, adapted from an efficient and effective heuristic developed for data mining, to quickly determine the best configurations for any sized subset, with near optimal results. We then consider a configurable cache with 17,640 possible configurations and improve our heuristic to include a pre-pruning step, yielding near optimal tuning results. We conclude that only 3 or 4 possible cache configurations are needed to offer a near optimal configuration for every benchmark in our suite - resulting in a 91% reduction in design space exploration time over a state-of-the-art cache tuning heuristic
Sponsorship	SiCda EDA Consortium IEEE Circuits & Syst. Soc. IEEE CASS/CANDE CANDE CEDA
Starting Page	695
Ending Page	700
File Size	3781002
Page Count	6
File Format	PDF
ISBN	1595933816
ISSN	0738100X
DOI	10.1109/DAC.2006.229310
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-07-24
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Association for Computing Machinery, Inc. (ACM)
Subject Keyword	Microprocessors Performance analysis Random access memory Prefetching Data mining Space exploration Process design Registers Algorithm design and analysis Operating systems low energy Algorithms Configurable cache tuning cache optimization
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Minimum Effort Design Space Subsetting for Configurable Caches

Configurable cache subsetting for fast cache tuning

A Self-Tuning Configurable Cache

Low Effort Design Space Exploration Methodology for Configurable Caches

Fast Configurable-Cache Tuning With a Unified Second-Level Cache

Fast configurable-cache tuning with a unified second-level cache

Fast configurable-cache tuning with a unified second-level cache

Fast configurable-cache tuning with a unified second-level cache.

An Optimization Mechanism Intended for Two-Level Cache Hierarchy to Improve Energy and Performance Using the NSGAII Algorithm

Configurable cache subsetting for fast cache tuning

Similar Documents

Minimum Effort Design Space Subsetting for Configurable Caches

Configurable cache subsetting for fast cache tuning

A Self-Tuning Configurable Cache

Low Effort Design Space Exploration Methodology for Configurable Caches

Fast Configurable-Cache Tuning With a Unified Second-Level Cache

Fast configurable-cache tuning with a unified second-level cache

Fast configurable-cache tuning with a unified second-level cache

Fast configurable-cache tuning with a unified second-level cache.

An Optimization Mechanism Intended for Two-Level Cache Hierarchy to Improve Energy and Performance Using the NSGAII Algorithm

Configurable cache subsetting for fast cache tuning