NDLI: Criticality computation in parameterized statistical timing

Content Provider	IEEE Xplore Digital Library
Author	Jinjun Xiong Zolotov, V. Venkateswaran, N. Visweswariah, C.
Copyright Year	2006
Description	Author affiliation: California Univ., Los Angeles, CA (Jinjun Xiong)
Abstract	Chips manufactured in 90 nm technology have shown large parametric variations, and a worsening trend is predicted. These parametric variations make circuit optimization difficult since different paths are frequency-limiting in different parts of the multi-dimensional process space. Therefore, it is desirable to have a new diagnostic metric for robust circuit optimization. This paper presents a novel algorithm to compute the criticality probability of every edge in the timing graph of a design with linear complexity in the circuit size. Using industrial benchmarks, we verify the correctness of our criticality computation via Monte Carlo simulation. We also show that for large industrial designs with 442,000 gates, our algorithm computes all edge criticalities in less than 160 seconds
Sponsorship	SiCda EDA Consortium IEEE Circuits & Syst. Soc. IEEE CASS/CANDE CANDE CEDA
Starting Page	63
Ending Page	68
File Size	1394776
Page Count	6
File Format	PDF
ISBN	1595933816
ISSN	0738100X
DOI	10.1109/DAC.2006.229166
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-07-24
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Association for Computing Machinery, Inc. (ACM)
Subject Keyword	Timing Delay Probability Manufacturing processes Design optimization Constraint optimization Circuit analysis computing Algorithm design and analysis Computer aided manufacturing Circuit testing Parametric variation Algorithms Verification Criticality probability Statistical timing
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Criticality computation in parameterized statistical timing (2006)

Criticality computation in parameterized statistical timing (2006)

Criticality computation in parameterized statistical timing

Statistical critical path analysis considering correlations

Variation-aware performance verification using at-speed structural test and statistical timing

On the computation of criticality in statistical timing analysis

Multi-Objective Statistical Yield Enhancement using Evolutionary Algorithm

Gate sizing using incremental parameterized statistical timing analysis

Incremental Criticality and Yield Gradients

Criticality computation in parameterized statistical timing

Similar Documents

Criticality computation in parameterized statistical timing (2006)

Criticality computation in parameterized statistical timing (2006)

Criticality computation in parameterized statistical timing

Statistical critical path analysis considering correlations

Variation-aware performance verification using at-speed structural test and statistical timing

On the computation of criticality in statistical timing analysis

Multi-Objective Statistical Yield Enhancement using Evolutionary Algorithm

Gate sizing using incremental parameterized statistical timing analysis

Incremental Criticality and Yield Gradients

Criticality computation in parameterized statistical timing