NDLI: A network security processor design based on an integrated SOC design and test platform

Content Provider	IEEE Xplore Digital Library
Author	Chen-Hsing Wang Chih-Yen Lo Min-Shenq Lee Jen-Chieh Yeh Chih-Tsun Huang Cheng-Wen Wu Shi-Yu Huang
Copyright Year	2006
Description	Author affiliation: Dept. of Elec. Eng., NTHU, Hsinchu (Chen-Hsing Wang; Chih-Yen Lo; Min-Shenq Lee; Jen-Chieh Yeh; Chih-Tsun Huang; Cheng-Wen Wu; Shi-Yu Huang)
Abstract	In this paper we present a generic network security processor (NSP) design suitable for a wide range of security related protocols in wired or wireless network applications. Following the platform-based design methodology, we develop four specific platforms, i.e., architecture platform, EDA platform, design-for-testability (DFT) platform, and prototyping platform, for our NSP design. With these platforms, design of the NSP chip becomes more efficient and systematic. A prototype chip of the NSP has been implemented and fabricated with a 0.18 mum CMOS technology. The chip area is 5 mm times 5 mm (with 1M gates approximately), including I/O pads. The operating clock rate is 80 MHz. The best performance of the crypto-engines is 1.025 Gbps for AES, 1.652 Mbps for RSA, 125.9/157.65 Mbps for HMAC-SHA1/MD5, and 2.56 Gbps for random number generator. Comparison result shows that our NSP is efficient in terms of performance, flexibility and scalability
Sponsorship	SiCda EDA Consortium IEEE Circuits & Syst. Soc. IEEE CASS/CANDE CANDE CEDA
Starting Page	490
Ending Page	495
File Size	2536205
Page Count	6
File Format	PDF
ISBN	1595933816
ISSN	0738100X
DOI	10.1109/DAC.2006.229266
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-07-24
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Association for Computing Machinery, Inc. (ACM)
Subject Keyword	Process design Testing Prototypes CMOS technology Wireless application protocol Wireless networks Design methodology Electronic design automation and methodology Design for testability Clocks AMBA Design Security AES RSA HMAC-MD5 HMAC-SHA1 RNG
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A network security processor design based on an integrated SOC design and test platform

An HMAC processor with integrated SHA-1 and MD5 algorithms

Testability considerations in the design of the MC68340 Integrated Processor Unit

System design methodologies for a wireless security processing platform

Architecture for multi-processor SoC platform using dedicated channels

Development of a next generation ubiquitous processor chip

A novel approach to the design of a new hybrid security protocol architecture

Ultra-low power and high speed design and implementation of AES and SHA1 hardware cores in 65 nanometer CMOS technology

Automated Verification in Cryptography System

A network security processor design based on an integrated SOC design and test platform

Similar Documents

A network security processor design based on an integrated SOC design and test platform

An HMAC processor with integrated SHA-1 and MD5 algorithms

Testability considerations in the design of the MC68340 Integrated Processor Unit

System design methodologies for a wireless security processing platform

Architecture for multi-processor SoC platform using dedicated channels

Development of a next generation ubiquitous processor chip

A novel approach to the design of a new hybrid security protocol architecture

Ultra-low power and high speed design and implementation of AES and SHA1 hardware cores in 65 nanometer CMOS technology

Automated Verification in Cryptography System

A network security processor design based on an integrated SOC design and test platform