NDLI: Evaluation and design trade-offs between circuit-switched and packet-switched NOCs for application-specific SOCs

Content Provider	IEEE Xplore Digital Library
Author	Kuei-Chung Chang Jih-Sheng Shen Tien-Fu Chen
Copyright Year	2006
Description	Author affiliation: Dept. of Comput. Sci. & Inf. Eng., National Chung Cheng Univ., Chia-Yi (Kuei-Chung Chang; Jih-Sheng Shen; Tien-Fu Chen)
Abstract	NOC architectures have to deliver good latency-throughput performance in the face of very tight power and area budgets. However, the latency and the power consumption for transferring information down the transmitter stack, through the channel, and up the receiver stack might be unacceptably high. In this paper, we evaluate the designs of packet-switched and the proposed circuit-switched NOC in detail, and we advocate using circuit-switched NOC as it is more attractive for application-specific SOC designs because of communication localization. We implement and synthesize the designs of packet-switched and circuit-switched NOCs. and we take multimedia applications as our case studies. The experimental results show that the area, latency and the energy consumption of the packet-switched NOC are much larger than that of the circuit-switched NOC for application-specific designs
Sponsorship	SiCda EDA Consortium IEEE Circuits & Syst. Soc. IEEE CASS/CANDE CANDE CEDA
Starting Page	143
Ending Page	148
File Size	4249540
Page Count	6
File Format	PDF
ISBN	1595933816
ISSN	0738100X
DOI	10.1109/DAC.2006.229197
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-07-24
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Association for Computing Machinery, Inc. (ACM)
Subject Keyword	Network-on-a-chip Delay Integrated circuit interconnections Costs Computer architecture Energy consumption Transmitters Protocols Packet switching Computer science NOC Design Experimentation Low-Power SOC Application-specific designs
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Evaluation and design trade-offs between circuit-switched and packet-switched NOCs for application-specific SOCs

The Kautz mesh: A new topology for SoCs

Déjà Vu Switching for Multiplane NoCs

Winning with Pinning in NoC

An asynchronous NOC architecture providing low latency service and its multi-level design framework

Circuit-Switched Coherence

The Shuffle-Exchange Mesh Topology for 3D NoCs

A flexible circuit switched NOC for FPGA based systems

High throughput architecture for high performance NoC

Evaluation and design trade-offs between circuit-switched and packet-switched NOCs for application-specific SOCs

Similar Documents

Evaluation and design trade-offs between circuit-switched and packet-switched NOCs for application-specific SOCs

The Kautz mesh: A new topology for SoCs

Déjà Vu Switching for Multiplane NoCs

Winning with Pinning in NoC

An asynchronous NOC architecture providing low latency service and its multi-level design framework

Circuit-Switched Coherence

The Shuffle-Exchange Mesh Topology for 3D NoCs

A flexible circuit switched NOC for FPGA based systems

High throughput architecture for high performance NoC

Evaluation and design trade-offs between circuit-switched and packet-switched NOCs for application-specific SOCs