NDLI: Interconnects for ULSI: State of the Art and Future Trends

Content Provider	IEEE Xplore Digital Library
Author	Felix, P.
Copyright Year	1995
Description	Author affiliation: GRESSI - France, CENG - 17, rue des Martyrs, 38054 Grenoble Cedex 9 - France (Felix, P.)
Abstract	State of the art 0.35 ¿m generation makes to a large extent use of basic steps developed in previous 0.5 ¿m generation: Physical Vapor Deposition (PVD) for adhesion/barrier layers and Al interconnects, Chemical Vapor Deposition (CVD) W for contacts and vias; on the other hand, for interlevel dielectric, it tends to use new High Density Plasma (HDP) deposition with improved gap-filling capability, in conjunction with global planarization by Chemical Mechanical Polishing (CMP), to afford limited depth of focus in optical lithography, and increasing number of interconnect levels. Further down scaling will lead to severe limitations in terms of RC interconnect delay and reliability. The overall trend is to keep nearly constant the vertical dimensions, which results in ever increasing aspect-ratio for contact/via holes, and metal lines; it places requirements for a general use of CVD deposition which offers a nearly 100% step coverage. Alternative Multilevel Metallization Systems (MLM's) will be considered DAMASCENE architecture highly promising to handle high aspect-ratio metal lines, and borderless contacts and vias, to reach the ultimate interconnect density. Low dielectric constant polymers and Cu metallization, promise to play a major role in performance improvement, at the expense of a significantly more complex integration. In addition to a resistivity lower than Al, Cu should provide improved reliability. Importantly, fringing (interline) capacitance tends to play a more important role compared to interlevel capacitance below 0.35 ¿m; combining low resistivity Cu with low permittivity dielectrics, could reduce RC delay by a factor of 4.
Starting Page	5
Ending Page	14
File Size	2237662
Page Count	10
File Format	PDF
ISBN	286332182X
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1995-09-25
Publisher Place	The Netherlands
Access Restriction	Subscribed
Rights Holder	Editions Frontieres
Subject Keyword	Ultra large scale integration Chemical vapor deposition Dielectrics Planarization Delay Metallization Conductivity Capacitance Atherosclerosis Adhesives
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in