NDLI: Analytical-based approach for capacitor placement with gradient error compensation and device correlation enhancement in analog integrated circuits

Content Provider	IEEE Xplore Digital Library
Author	Cheng-Wu Lin Chung-Lin Lee Jai-Ming Lin Soon-Jyh Chang
Copyright Year	2012
Description	Author affiliation: Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan, R.O.C. (Cheng-Wu Lin; Chung-Lin Lee; Jai-Ming Lin; Soon-Jyh Chang)
Abstract	Switched capacitors are commonly used in analog design. The circuit performance based on this technique relies on the accuracy of capacitance ratios, which are affected by random and systematic mismatches. To meet the accuracy requirement, designers can increase the layout area of unit capacitors to reduce random mismatch. Since increasing layout area enlarges the distance between unit capacitors, it induces more gradient errors, which results in larger systematic mismatch. Therefore, the better way for reducing the gradient errors is to carefully determine the locations of unit capacitors in a capacitor array. Moreover, the resulting placement must have high capacitance correlation in order to enhance yield. In this paper, we first explore the attributes of a good capacitor placement, which can reduce gradient errors and increase capacitance correlation. Then, an analytical-based approach is proposed to complete capacitor placement considering these issues. Finally, the results are optimized by arbitrarily swapping two unit capacitors. Compared with the simulated annealing based approach, the proposed method not only achieves better placement results but also gets 34x faster for the largest benchmark capacitor array.
Starting Page	635
Ending Page	642
File Size	1009669
Page Count	8
File Format	PDF
ISBN	9781450315739
ISSN	10923152
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-11-05
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Association for Computing Machinery, Inc. (ACM)
Subject Keyword	Capacitors Arrays Correlation Capacitance Symmetric matrices Indexes Dispersion capacitor array Analog placement
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Computer Science Applications Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Analytical-based approach for capacitor placement with gradient error compensation and device correlation enhancement in analog integrated circuits

Common-centroid capacitor placement considering systematic and random mismatches in analog integrated circuits

Automatic Placement to Improve Capacitance Matching Using a Generalized Common-Centroid Layout and Spatial Correlation Optimization

Mismatch-Aware Common-Centroid Placement for Arbitrary-Ratio Capacitor Arrays Considering Dummy Capacitors

Coupling-Aware Length-Ratio-Matching Routing for Capacitor Arrays in Analog Integrated Circuits

Placement for Binary-Weighted Capacitive Array in SAR ADC Using Multiple Weighting Methods

Placement Optimization for Yield Improvement of Switched-Capacitor Analog Integrated Circuits

Impact of Capacitance Correlation on Yield Enhancement of Mixed-Signal/Analog Integrated Circuits

A real-time capacitor placement considering systematic and random mismatches in analog IC

Analytical-based approach for capacitor placement with gradient error compensation and device correlation enhancement in analog integrated circuits

Similar Documents

Analytical-based approach for capacitor placement with gradient error compensation and device correlation enhancement in analog integrated circuits

Common-centroid capacitor placement considering systematic and random mismatches in analog integrated circuits

Automatic Placement to Improve Capacitance Matching Using a Generalized Common-Centroid Layout and Spatial Correlation Optimization

Mismatch-Aware Common-Centroid Placement for Arbitrary-Ratio Capacitor Arrays Considering Dummy Capacitors

Coupling-Aware Length-Ratio-Matching Routing for Capacitor Arrays in Analog Integrated Circuits

Placement for Binary-Weighted Capacitive Array in SAR ADC Using Multiple Weighting Methods

Placement Optimization for Yield Improvement of Switched-Capacitor Analog Integrated Circuits

Impact of Capacitance Correlation on Yield Enhancement of Mixed-Signal/Analog Integrated Circuits

A real-time capacitor placement considering systematic and random mismatches in analog IC

Analytical-based approach for capacitor placement with gradient error compensation and device correlation enhancement in analog integrated circuits