NDLI: Multi-level cell STT-RAM: Is it realistic or just a dream?

Content Provider	IEEE Xplore Digital Library
Author	Yaojun Zhang Lu Zhang Wujie Wen Guangyu Sun Yiran Chen
Copyright Year	2012
Description	Author affiliation: Center for Energy-efficient Computing and Applications School of EECS, Peking University, Beijing, China (Guangyu Sun) \|\| Department of Electrical and Computer Engineering, University of Pittsburgh, Pittsburgh, PA, 15261, USA (Yaojun Zhang; Lu Zhang; Wujie Wen; Yiran Chen)
Abstract	Spin-transfer torque random access memory (STT-RAM) is a promising nonvolatile memory technology aiming on-chip or embedded applications. In recent years, many researches have been conducted to improve the storage density and enhance the scalability of STT-RAM, such as reducing the write current and switching time of magnetic tunneling junction (MTJ) devices. In parallel with these efforts, the continuous increasing of tunnel magneto-resistance(TMR) ratio of the MTJ inspires the development of multi-level cell (MLC) STT-RAM, which allows multiple data bits be stored in a single memory cell. Two types of MLC STT-RAM cells, namely, parallel MLC and series MLC, were also proposed. The storage margin of a MLC STT-RAM cell, i.e., the distinction between the lowest and highest resistance states, is partitioned into multiple segments for multi-level data representation. As a result, the performance and reliability of MLC STT-RAM cells become more sensitive to the MOS and MTJ device variations and the thermal-induced randomness of MTJ switching. In this work, we systematically analyze the variation sources of MLC STT-RAM designs and their impacts on the reliability of the read and write operations. On top of that, we also discuss the optimal device parameters of the MLC MTJ for the minimization of the operation error rate of the MLC STT-RAM cells from statistical design perspective. Our simulation results show that under the current available technology, series MLC STT-RAM demonstrates overwhelming benefits in the read and write reliability compared to parallel MLC STT-RAM and could potentially satisfy the requirement of commercial practices.
Starting Page	526
Ending Page	532
File Size	929337
Page Count	7
File Format	PDF
ISBN	9781450315739
ISSN	10923152
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-11-05
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Association for Computing Machinery, Inc. (ACM)
Subject Keyword	Resistance Switches Magnetic tunneling Error analysis Magnetic domains Current density Magnetization
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Computer Science Applications Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Multi-level cell STT-RAM: is it realistic or just a dream?

STT-RAM cell design optimization for persistent and non-persistent error rate reduction: A statistical design view

ADAMS: Asymmetric differential STT-RAM cell structure for reliable and high-performance applications

The STeTSiMS STT-RAM simulation and modeling system

Unleashing the potential of MLC STT-RAM caches

MLC STT-RAM design considering probabilistic and asymmetric MTJ switching

Ternary cache: Three-valued MLC STT-RAM caches

Universal statistical cure for predicting memory loss

Processor caches built using multi-level spin-transfer torque RAM cells

Multi-level cell STT-RAM: Is it realistic or just a dream?

Similar Documents

Multi-level cell STT-RAM: is it realistic or just a dream?

STT-RAM cell design optimization for persistent and non-persistent error rate reduction: A statistical design view

ADAMS: Asymmetric differential STT-RAM cell structure for reliable and high-performance applications

The STeTSiMS STT-RAM simulation and modeling system

Unleashing the potential of MLC STT-RAM caches

MLC STT-RAM design considering probabilistic and asymmetric MTJ switching

Ternary cache: Three-valued MLC STT-RAM caches

Universal statistical cure for predicting memory loss

Processor caches built using multi-level spin-transfer torque RAM cells

Multi-level cell STT-RAM: Is it realistic or just a dream?