NDLI: Circuit simulation via matrix exponential method for stiffness handling and parallel processing

Content Provider	IEEE Xplore Digital Library
Author	Shih-Hung Weng Quan Chen Ngai Wong Chung-Kuan Cheng
Copyright Year	2012
Description	Author affiliation: Dept. of EEE, University of Hong Kong, Hong Kong (Quan Chen; Ngai Wong) \|\| Dept. of CSE, University of California San Diego, La Jolla, CA (Shih-Hung Weng; Chung-Kuan Cheng)
Abstract	We propose an advanced matrix exponential method (MEXP) to handle the transient simulation of stiff circuits and enable parallel simulation. We analyze the rapid decaying of fast transition elements in Krylov subspace approximation of matrix exponential and leverage such scaling effect to leap larger steps in the later stage of time marching. Moreover, matrix-vector multiplication and restarting scheme in our method provide better scalability and parallelizability than implicit methods. The performance of ordinary MEXP can be improved up to 4.8 times for stiff cases, and the parallel implementation leads to another 11 times speedup. Our approach is demonstrated to be a viable tool for ultra-large circuit simulations (with 1.6M ∼ 12M nodes) that are not feasible with existing implicit methods.
Starting Page	407
Ending Page	414
File Size	839261
Page Count	8
File Format	PDF
ISBN	9781450315739
ISSN	10923152
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-11-05
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Association for Computing Machinery, Inc. (ACM)
Subject Keyword	Graphics processing units Vectors Sparse matrices Eigenvalues and eigenfunctions Interpolation Circuit simulation
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Computer Science Applications Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Circuit simulation via matrix exponential method for stiffness handling and parallel processing

Parallel power grid analysis using preconditioned GMRES solver on CPU-GPU platforms

HLanc: Heterogeneous Parallel Implementation of the Implicitly Restarted Lanczos Method

NICSLU: An Adaptive Sparse Matrix Solver for Parallel Circuit Simulation

Automatic vortex core detection

Low-Complexity Topological Derivative-Based Segmentation

On Kalman filter solution of space-time interpolation

Sparse LU factorization for parallel circuit simulation on GPU

Fast and reliable passivity assessment and enforcement with extended Hamiltonian pencil

Circuit simulation via matrix exponential method for stiffness handling and parallel processing

Similar Documents

Circuit simulation via matrix exponential method for stiffness handling and parallel processing

Parallel power grid analysis using preconditioned GMRES solver on CPU-GPU platforms

HLanc: Heterogeneous Parallel Implementation of the Implicitly Restarted Lanczos Method

NICSLU: An Adaptive Sparse Matrix Solver for Parallel Circuit Simulation

Automatic vortex core detection

Low-Complexity Topological Derivative-Based Segmentation

On Kalman filter solution of space-time interpolation

Sparse LU factorization for parallel circuit simulation on GPU

Fast and reliable passivity assessment and enforcement with extended Hamiltonian pencil

Circuit simulation via matrix exponential method for stiffness handling and parallel processing