NDLI: Configurable analog routing methodology via technology and design constraint unification

Content Provider	IEEE Xplore Digital Library
Author	Po-Cheng Pan Hung-Ming Chen Yi-Kan Cheng Liu, J. Wei-Yi Hu
Copyright Year	2012
Description	Author affiliation: Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan (Po-Cheng Pan; Hung-Ming Chen) \|\| Taiwan Semiconductor Manufacturing Company, Hsinchu, Taiwan (Yi-Kan Cheng; Liu, J.; Wei-Yi Hu)
Abstract	In this paper, we present a novel configurable analog routing methodology for more efficient analog layout automation. By the help of OpenAccess constraint group format, the technology process rules and analog layout design intention/constraints are unified through schematic level to layout level. In contrast to self-defined constraint format in prior arts, proposed approach manipulates the analog routing characteristic based on the unified constraints. In different circuit hierarchies defined by circuit designers or extracted by existing placement, the hierarchical structure is formed as specific analog layout constraint groups. This work efficiently facilitates analog routing strategy which honors the specific analog constraints. By practicing on an analog functional block of tsmc 40nm SoC design which guarantees to be legalized and satisfies required analog constraints by DRC/LVS and post-layout simulation respectively, the results in wire matching for signal integrity show that the different routing priority generated by our approach can have significant performance impact.
Starting Page	620
Ending Page	626
File Size	3148944
Page Count	7
File Format	PDF
ISBN	9781450315739
ISSN	10923152
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-11-05
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Association for Computing Machinery, Inc. (ACM)
Subject Keyword	Routing Layout Foundries Guidelines Topology Algorithm design and analysis Semantics
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Computer Science Applications Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Configurable analog routing methodology via technology and design constraint unification

Fast analog layout prototyping for nanometer design migration

Template-mask design methodology for double patterning technology

Efficient analog layout prototyping by layout reuse with routing preservation

Practical placement and routing techniques for analog circuit designs

Recent research development in PCB layout

Constraint-Based Layout-Driven Sizing of Analog Circuits

Fast analog layout prototyping for nanometer design migration

Design of pipeline analog-to-digital converters via geometric programming

Configurable analog routing methodology via technology and design constraint unification

Similar Documents

Configurable analog routing methodology via technology and design constraint unification

Fast analog layout prototyping for nanometer design migration

Template-mask design methodology for double patterning technology

Efficient analog layout prototyping by layout reuse with routing preservation

Practical placement and routing techniques for analog circuit designs

Recent research development in PCB layout

Constraint-Based Layout-Driven Sizing of Analog Circuits

Fast analog layout prototyping for nanometer design migration

Design of pipeline analog-to-digital converters via geometric programming

Configurable analog routing methodology via technology and design constraint unification