NDLI: Performance-driven analog placement considering monotonic current paths

Content Provider	IEEE Xplore Digital Library
Author	Po-Hsun Wu Lin, M.P.-H. Yang-Ru Chen Bing-Shiun Chou Tung-Chieh Chen Tsung-Yi Ho Bin-Da Liu
Copyright Year	2012
Description	Author affiliation: Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan (Yang-Ru Chen; Bing-Shiun Chou; Bin-Da Liu) \|\| Department of Computer Science and Information Engineering, National Cheng Kung University, Tainan, Taiwan (Po-Hsun Wu; Tsung-Yi Ho) \|\| Physical Design Group, SpringSoft, Inc., Hsinchu, Taiwan (Tung-Chieh Chen) \|\| Department of Electrical Engineering, National Chung Cheng University, Chiayi, Taiwan (Lin, M.P.-H.)
Abstract	Although modern analog placement algorithms aimed to minimize area and wirelength while satisfying symmetry, proximity, and other placement constraints, the generated layout does not reflect the circuit performance very well because of the routing-induced parasitics on the critical current/signal paths. This paper introduces the current-path constraints in analog placement, demonstrates their impact on circuit performance, and derives new problem formulation and algorithms to find placement solutions with monotonic current paths. Experimental results show that the proposed formulation and algorithms can generate compact layouts resulting in the even better circuit performance after performing post-layout simulation.
Starting Page	613
Ending Page	619
File Size	592796
Page Count	7
File Format	PDF
ISBN	9781450315739
ISSN	10923152
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-11-05
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Association for Computing Machinery, Inc. (ACM)
Subject Keyword	Layout MOSFETs Topology Circuit optimization Capacitance Educational institutions Critical current
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Computer Science Applications Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in