NDLI: 3D integrated circuits: Designing in a new dimension: Designer track

Content Provider	IEEE Xplore Digital Library
Author	Patti, R.
Copyright Year	2012
Description	Author affiliation: Tezzaron Semiconductor, Naperville, IL (Patti, R.)
Abstract	Moore's law predicted the sustained scaling the semiconductor industry has enjoyed for decades, but in the coming decade the limits of physics will force the pace of geometric scaling to slow and perhaps all but stop. In the face of this issue, the electronics industry needs alternatives that can give end consumers the continual increase in function and reduction in cost that they have come to expect. 3D integrated circuits have emerged as the near term solution to mitigate the roll-off of geometric semiconductor scaling. The power of 3D circuit integration comes from its ability to reduce wire length. The ramifications of this are more numerous and powerful than one might initially realize. The shortened wires improve speed and reduce power, but they also allow new combinations of technologies optimized for the performance of specific circuitry. 3D wiring changes alone might provide a 5–30% device improvement, but combining disparate circuit types and using 3D optimized architectures could enable 100–500% improvements. This paper discusses the benefits of 3D and the methods of producing various types of 3D and examines various examples ranging from imagers to exascale computing memories. It also presents an overview of the new requirements that 3D EDA tools must address to effectively handle 3D integration and describes some of the tools that are already available.
Starting Page	274
Ending Page	274
File Size	416220
Page Count	1
File Format	PDF
ISBN	9781450315739
ISSN	10923152
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-11-05
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Association for Computing Machinery, Inc. (ACM)
Subject Keyword	Integrated circuits Electronics industry Wires Abstracts Force Face
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Computer Science Applications Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Test challenges in designing complex 3D chips: What in on the horizon for EDA industry?: Designer track

Recent research development in PCB layout

A Framework for Designing Reusable Analog Circuits

Implementing high-performance, low-power embedded processors: Challenges and solutions: Designer track

Practical considerations in RLCK crosstalk analysis for digital integrated circuits

3D-STAF: scalable temperature and leakage aware floorplanning for three-dimensional integrated circuits

A provably good algorithm for high performance bus routing

On rewiring and simplification for canonicity in threshold logic circuits

A study of Through-Silicon-Via impact on the 3D stacked IC layout

3D integrated circuits: Designing in a new dimension: Designer track

Similar Documents

Test challenges in designing complex 3D chips: What in on the horizon for EDA industry?: Designer track

Recent research development in PCB layout

A Framework for Designing Reusable Analog Circuits

Implementing high-performance, low-power embedded processors: Challenges and solutions: Designer track

Practical considerations in RLCK crosstalk analysis for digital integrated circuits

3D-STAF: scalable temperature and leakage aware floorplanning for three-dimensional integrated circuits

A provably good algorithm for high performance bus routing

On rewiring and simplification for canonicity in threshold logic circuits

A study of Through-Silicon-Via impact on the 3D stacked IC layout

3D integrated circuits: Designing in a new dimension: Designer track