NDLI: Light Load Efficiency Improvement in High Frequency DC-DC Buck Converter Using Dynamic Width Segmentation of Power MOSFET

Content Provider	IEEE Xplore Digital Library
Author	Mary, N.J.M.S. Maity, A. Patra, A.
Copyright Year	2014
Description	Author affiliation: Adv. Technol. Dev. Center, IIT Kharagpur, Kharagpur, India (Maity, A.) \|\| Electr. Eng., IIT Kharagpur, Kharagpur, India (Mary, N.J.M.S.; Patra, A.)
Abstract	This work presents a dynamic width segmentation scheme of the power MOSFETs to improve the light load efficiency in high frequency DC-DC converters. The proposed scheme first senses the load current and decides the maximum number of power MOSFET segments to be turned ON. In order to sense the load current accurately over a wide range, an improved current sensing method is also suggested. The proposed scheme is designed and simulated in a 0.5 μm Bi-CMOS technology. To validate its effectiveness, an integrated system is designed using a monolithic voltage mode, synchronous DC-DC buck converter topology switching at 20 MHz. Only the passive components (L=330 nH and C=2.2 μF) are the off-chip components. The input voltage Vin lies in the range of 2.7 V-5.5 V which is quite suitable for Li-ion or Ni-Cd battery operated applications. The output voltage is targeted at 1.2 V and maximum load current specification is 600 mA. The whole power MOSFET is segmented into 16 equal parts and a signal conditioning loop decides the number of active segments dynamically based on the load current. Simulation result shows that at the lightest load of 10 mA, the power efficiency of the converter with and without the dynamic width segmentation scheme is 40% and 19.5% respectively. This shows an efficiency improvement of nearly 103% at the lightest load of 10 mA.
Sponsorship	IEEE Comput. Soc.
Starting Page	563
Ending Page	568
File Size	464719
Page Count	6
File Format	PDF
ISBN	9781479925131
ISSN	10639667
DOI	10.1109/VLSID.2014.104
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-01-05
Publisher Place	India
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	MOSFET Sensors Logic gates Signal generators Topology Power harmonic filters control signal generator Dynamic width segmentation input current sensing signal conditioning
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

High power efficiency, 8 V∼20 V input range DC-DC buck converter with phase-locked loop

A Synchronous Buck Converter Using a New Predictive Analog Dead-Time Control Circuit to Improve Efficiency

Dual input hybrid buck LC converter

A dual mode high efficiency buck DC-DC converter

Power electronics circuit for speed control of experimental wind turbine

Evaluation of the operation of depletion-mode SiC power JFET in DC-DC converter applications

A survey of light-load efficiency improvement techniques for low-power dc-dc converters

DC-DC converter with improved light load efficiency and transient response

Improvement of power-conversion efficiency at light-load using a variable-duty burst mode

Light Load Efficiency Improvement in High Frequency DC-DC Buck Converter Using Dynamic Width Segmentation of Power MOSFET

Similar Documents

High power efficiency, 8 V∼20 V input range DC-DC buck converter with phase-locked loop

A Synchronous Buck Converter Using a New Predictive Analog Dead-Time Control Circuit to Improve Efficiency

Dual input hybrid buck LC converter

A dual mode high efficiency buck DC-DC converter

Power electronics circuit for speed control of experimental wind turbine

Evaluation of the operation of depletion-mode SiC power JFET in DC-DC converter applications

A survey of light-load efficiency improvement techniques for low-power dc-dc converters

DC-DC converter with improved light load efficiency and transient response

Improvement of power-conversion efficiency at light-load using a variable-duty burst mode

Light Load Efficiency Improvement in High Frequency DC-DC Buck Converter Using Dynamic Width Segmentation of Power MOSFET