NDLI: Analysis of Nanoscale Strained-Si/SiGe MOSFETs including Source/Drain Series Resistance through a Multi-iterative Technique

Content Provider	IEEE Xplore Digital Library
Author	Kumari, A. Kumar, S.
Copyright Year	2014
Description	Author affiliation: Dept. of Electron. Eng., Indian Sch. of Mines, Dhanbad, India (Kumari, A.; Kumar, S.)
Abstract	As one of the important technological boosters, strain in Metal-Oxide-Semiconductor Field-Effect-Transistors (MOSFETs) was first introduced in the 90 nm node and it has been continuing since then. Incorporating strain in MOSFETs allow us to increase the performance of the device without appreciable scaling of the devices. However, the presence of Source(S)/Drain(D) series resistance may degrade the performance of strained MOSFETs in the nanometer regime. Theoretical research emphasizing on the modeling and analysis of the drain current and threshold voltage of nanoscale strained MOSFETs (NSM) needs to incorporate the S/D series resistance in order to get a better insight of such devices. In this paper we have carried out a systematic analysis of drain current and threshold voltage of nanoscale strained Si/SiGe MOSFETs through a multi-iterative technique taking into account the effects of S/D series resistance. Our analysis has been further extended to study the impact of some important parameters such as strained Si layer thickness, gate oxide thickness, Ge mole fraction, and so on, on the electrical parameters of NSMs. The scaling trend of some device parameters have been modeled by analytical expressions obtained through curve-fitting technique and have been incorporated in our analysis to obtain optimized performance of NSMs.
Sponsorship	IEEE Comput. Soc.
Starting Page	427
Ending Page	432
File Size	311665
Page Count	6
File Format	PDF
ISBN	9781479925131
ISSN	10639667
DOI	10.1109/VLSID.2014.80
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-01-05
Publisher Place	India
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Silicon MOSFET Resistance Threshold voltage Silicon germanium Strain Nanoscale devices threshold voltage strain series resistance drain current
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

The improvement of MOSFET electric characteristics through strain engineering by refilled SiGe as Source and Drain

An investigation in the impact of structural parameters on the electrical characteristics of Nanoscale Heterostructure P-MOSFETs

Analytical Drain Current Model of Nanoscale Strained-Si/SiGe MOSFETs for Analog Circuit Simulation

Impact of Strain or Ge Content on the Threshold Voltage of Nanoscale Strained-Si/SiGe Bulk MOSFETs

Characteristics and hot-carrier effects of strained pMOSFETs with SiGe channel and embedded SiGe source/drain stressor

The enhancement of MOSFET electric performance through strain engineering by refilled sige as Source and Drain

A compact drift-diffusion current model of strained-Si-Si1-xGex MOSFETs

A New Threshold Voltage Analytical Model of Strained Si/SiGe MOSFET

Strained pMOSFETs with SiGe channel and embedded SiGe source/drain stressor under heating and hot-carrier stresses

Analysis of Nanoscale Strained-Si/SiGe MOSFETs including Source/Drain Series Resistance through a Multi-iterative Technique

Similar Documents

The improvement of MOSFET electric characteristics through strain engineering by refilled SiGe as Source and Drain

An investigation in the impact of structural parameters on the electrical characteristics of Nanoscale Heterostructure P-MOSFETs

Analytical Drain Current Model of Nanoscale Strained-Si/SiGe MOSFETs for Analog Circuit Simulation

Impact of Strain or Ge Content on the Threshold Voltage of Nanoscale Strained-Si/SiGe Bulk MOSFETs

Characteristics and hot-carrier effects of strained pMOSFETs with SiGe channel and embedded SiGe source/drain stressor

The enhancement of MOSFET electric performance through strain engineering by refilled sige as Source and Drain

A compact drift-diffusion current model of strained-Si-Si1-xGex MOSFETs

A New Threshold Voltage Analytical Model of Strained Si/SiGe MOSFET

Strained pMOSFETs with SiGe channel and embedded SiGe source/drain stressor under heating and hot-carrier stresses

Analysis of Nanoscale Strained-Si/SiGe MOSFETs including Source/Drain Series Resistance through a Multi-iterative Technique