NDLI: A Low Power CMOS Imager Based on Distributed Compressed Sensing

Content Provider	IEEE Xplore Digital Library
Author	Kaliannan, B. Pasupureddi, V.S.R.
Copyright Year	2014
Description	Author affiliation: Center for VLSI & Embedded Syst. Technol., Int. Inst. of Inf. Technol., Hyderabad, India (Kaliannan, B.; Pasupureddi, V.S.R.)
Abstract	In this work, a low power CMOS imager based on distributed compressed sensing (DCS) is proposed. DCS enables simultaneous multi-channel signal acquisition at sub-Nyquist rates, thereby saving power and hardware complexity. Multiple images are being sensed at sub-Nyquist rates with a pseudo random sequence in the analog domain and the images are recovered simultaneously with the DCS simultaneous orthogonal matching pursuit (DCS-SOMP) algorithm. The complete system has been implemented in a 1.8 V, 0.18 μm CMOS technology with a single multiplexed ADC and is capable of sensing 16 image channels simultaneously. The sensing operation has been realized in the charge domain using switched capacitor techniques and thus consuming very low power. The system performance has been tested with a set of endoscopic images and the results show an average PSNR of 29.17 dB while sensing 16 images at a compression ratio of 1/4 and at 20 frames per second (FPS) with a power consumption of 36.8 mW per image.
Sponsorship	IEEE Comput. Soc.
Starting Page	534
Ending Page	538
File Size	764513
Page Count	5
File Format	PDF
ISBN	9781479925131
ISSN	10639667
DOI	10.1109/VLSID.2014.99
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-01-05
Publisher Place	India
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Compressed sensing Sensors CMOS integrated circuits Capacitors Image coding Image reconstruction CMOS technology capacitor charge redistribution CMOS imager distributed compressed sensing
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in