NDLI: TECS: Temperature- and Energy-Constrained Scheduling for Multicore Systems

Content Provider	IEEE Xplore Digital Library
Author	Xiaoke Qin Mishra, P.
Copyright Year	2014
Description	Author affiliation: Dept. of Comput. & Inf. Sci. & Eng., Univ. of Florida, Gainesville, FL, USA (Xiaoke Qin; Mishra, P.)
Abstract	The widespread use of multicore architectures with decreasing feature size is causing severe increase of on-chip power dissipation in modern embedded systems. This introduces both thermal and energy management problems that need to be addressed during the system level design. In this paper, we explore the DVS scheduling problem on multicore systems under both temperature and energy constraints. We present an exact algorithm as well as a polynomial time approximation scheme, since this problem is NP-hard. When the original problem is schedulable, our approximation algorithm is guaranteed to generate a solution, which will not violate the temperature constraint, and consume no more time or energy than a specified approximation bound, e.g., within 1%, of the optimal time consumption and energy constraints. We evaluate our approach using both real and synthetic benchmarks mapped on DVS capable multicore processors. The experimental results demonstrate that our technique is able to produce schedules close to the optimal solution with reasonable execution time.
Sponsorship	IEEE Comput. Soc.
Starting Page	216
Ending Page	221
File Size	240526
Page Count	6
File Format	PDF
ISBN	9781479925131
ISSN	10639667
DOI	10.1109/VLSID.2014.44
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-01-05
Publisher Place	India
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Clocks Switches Approximation methods Schedules Multicore processing Approximation algorithms Program processors
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Task scheduling on multicores under energy and power constraints

Scheduling Aperiodic Tasks in Next Generation Embedded Real-Time Systems

Task model for on-chip communication infrastructure design for multicore systems

A lightweight run-time scheduler for multitasking multicore stream applications

On the interactions between real-time scheduling and inter-thread cached interferences for multicore processors

Computational models for the age of multicore processing

Energy-Aware Partitioned Fixed-Priority Scheduling for Chip Multi-processors

Efficient scheduling of DAG tasks on multi-core processor based parallel systems

Run-Time Management for Multicore Embedded Systems With Energy Harvesting

TECS: Temperature- and Energy-Constrained Scheduling for Multicore Systems

Similar Documents

Task scheduling on multicores under energy and power constraints

Scheduling Aperiodic Tasks in Next Generation Embedded Real-Time Systems

Task model for on-chip communication infrastructure design for multicore systems

A lightweight run-time scheduler for multitasking multicore stream applications

On the interactions between real-time scheduling and inter-thread cached interferences for multicore processors

Computational models for the age of multicore processing

Energy-Aware Partitioned Fixed-Priority Scheduling for Chip Multi-processors

Efficient scheduling of DAG tasks on multi-core processor based parallel systems

Run-Time Management for Multicore Embedded Systems With Energy Harvesting

TECS: Temperature- and Energy-Constrained Scheduling for Multicore Systems