NDLI: High-quality real-time hardware stereo matching based on guided image filtering

Content Provider	IEEE Xplore Digital Library
Author	Ttofis, C. Theocharides, T.
Copyright Year	2014
Description	Author affiliation: Dept. of ECE, Univ. of Cyprus, Nicosia, Cyprus (Ttofis, C.; Theocharides, T.)
Abstract	Stereo matching is a vital task in several emerging embedded vision applications requiring high-quality depth computation and real-time frame-rate. Although several stereo matching dedicated-hardware systems have been proposed in recent years, only few of them focus on balancing accuracy and speed. This paper proposes a hardware-based stereo matching architecture that aims to provide high accuracy and concurrently high performance in embedded vision applications. The proposed architecture integrates a compact and efficient design of the recently proposed guided image filter; an edge-preserving filter that reduces the hardware complexity of the implemented stereo algorithm, while at the same time maintains high-quality results. A prototype of the architecture has been implemented on a Kintex-7 FPGA board, achieving 60 fps for 720p resolution images. Moreover, the proposed design delivers leading accuracy when compared to state-of-the-art hardware implementations.
Starting Page	1
Ending Page	6
File Size	1087253
Page Count	6
File Format	PDF
ISBN	9783981537024
DOI	10.7873/DATE.2014.369
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-03-24
Publisher Place	Germany
Access Restriction	Subscribed
Rights Holder	European Design Automation Association (EDAA)
Subject Keyword	Hardware Computer architecture Accuracy Matched filters Field programmable gate arrays Real-time systems Algorithm design and analysis FPGAs Stereo Matching Embedded Systems
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

FPGA implementation for stereo matching algorithm

Towards accurate hardware stereo correspondence: A real-time FPGA implementation of a segmentation-based adaptive support weight algorithm

An efficient architecture for stereo vision implementation on FPGAS using low and high level image features

FPGA design and implementation of a real-time stereo vision system

Hardware-oriented stereo vision algorithm based on 1-D guided filtering and its FPGA implementation

FPGA design of the computation unit for the semi-global stereo matching algorithm

A FPGA based real-time post-processing architecture for active stereo vision

Real-Time Stereo Vision Processing System in a FPGA

Real-time high-quality stereo vision system in FPGA

High-quality real-time hardware stereo matching based on guided image filtering

Similar Documents

FPGA implementation for stereo matching algorithm

Towards accurate hardware stereo correspondence: A real-time FPGA implementation of a segmentation-based adaptive support weight algorithm

An efficient architecture for stereo vision implementation on FPGAS using low and high level image features

FPGA design and implementation of a real-time stereo vision system

Hardware-oriented stereo vision algorithm based on 1-D guided filtering and its FPGA implementation

FPGA design of the computation unit for the semi-global stereo matching algorithm

A FPGA based real-time post-processing architecture for active stereo vision

Real-Time Stereo Vision Processing System in a FPGA

Real-time high-quality stereo vision system in FPGA

High-quality real-time hardware stereo matching based on guided image filtering