NDLI: Design Methodology for Pipelined Heterogeneous Multiprocessor System

Content Provider	IEEE Xplore Digital Library
Author	Seng Lin Shee Parameswaran, S.
Copyright Year	2007
Description	Author affiliation: Univ. of New South Wales, Sydney (Seng Lin Shee; Parameswaran, S.)
Abstract	Multiprocessor SoC systems have led to the increasing use of parallel hardware along with the associated software. These approaches have included coprocessor, homogeneous processor (e.g. SMP) and application specific architectures (i.e. DSP, ASIC). ASIPs have emerged as a viable alternative to conventional processing entities (PEs) due to its configurability and programmability. In this work, we introduce a heterogeneous multi-processor system using ASIPs as processing entities in a pipeline configuration. A streaming application is taken and manually broken into a series of algorithmic stages (each of which make up a stage in a pipeline). We formulate the problem of mapping each algorithmic stage in the system to an ASIP configuration, and propose a heuristic to efficiently search the design space for a pipeline-based multi ASIP system. We have implemented the proposed heterogeneous multiprocessor methodology using a commercial extensible processor (Xtensa LX from Tensilica Inc.). We have evaluated our system by creating two benchmarks (MP3 and JPEG encoders) which are mapped to our proposed design platform. Our multiprocessor design provided a performance improvement of at least 4.1 IX (JPEG) and 3.36X (MP3) compared to the single processor design. The minimum cost obtained through our heuristic was within 5.47% and 5.74% of the best possible values for JPEG and MP3 benchmarks respectively.
Starting Page	811
Ending Page	816
File Size	2040940
Page Count	6
File Format	PDF
ISBN	9781595936271
ISSN	0738100X
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-06-04
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Association for Computing Machinery, Inc. (ACM)
Subject Keyword	Design methodology Multiprocessing systems Application specific processors Digital audio players Pipelines Hardware Coprocessors Application software Computer architecture Digital signal processing ASIP Design Experimentation Performance Hardware/software partitioning architecture
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Design methodology for pipelined heterogeneous multiprocessor system

A Scaleable DSP System for ASIP Design

Application-specific heterogeneous multiprocessor synthesis using extensible processors

Design methodology for pipelined heterogeneous multiprocessor system (2007).

An integrated ASIP design flow for digital signal processing applications

Low Power ASIP Architecture Optimization based on Target Application Profiling

A tool for partitioning and pipelined scheduling of hardware-software systems

A design flow for application specific heterogeneous pipelined multiprocessor systems

VS-ISA: A Video Specific Instruction Set Architecture for ASIP Design

Design Methodology for Pipelined Heterogeneous Multiprocessor System

Similar Documents

Design methodology for pipelined heterogeneous multiprocessor system

A Scaleable DSP System for ASIP Design

Application-specific heterogeneous multiprocessor synthesis using extensible processors

Design methodology for pipelined heterogeneous multiprocessor system (2007).

An integrated ASIP design flow for digital signal processing applications

Low Power ASIP Architecture Optimization based on Target Application Profiling

A tool for partitioning and pipelined scheduling of hardware-software systems

A design flow for application specific heterogeneous pipelined multiprocessor systems

VS-ISA: A Video Specific Instruction Set Architecture for ASIP Design

Design Methodology for Pipelined Heterogeneous Multiprocessor System