NDLI: SBPOR: Second-Order Balanced Truncation for Passive Order Reduction of RLC Circuits

Content Provider	IEEE Xplore Digital Library
Author	Boyuan YarV Tan, S.X.-D. Pu Liu McGaughy, B.
Copyright Year	2007
Description	Author affiliation: Univ. of California, Riverside (Boyuan YarV; Tan, S.X.-D.; Pu Liu; McGaughy, B.)
Abstract	RLC circuits have been shown to be better formulated as second-order systems instead of first-order systems. The corresponding model order reduction techniques for second- order systems have been developed. However, existing techniques are mainly based on moment-matching concept. While suitable for the reduction of large-scale circuits, those approaches cannot generate reduced models as compact as desired. To achieve smaller models with better error control, a novel technique, SBPOR (Second-order Balanced truncation for Passive Order Reduction), is proposed in this paper, which is the first second-order balanced truncation method proposed for passive reduction of RLC circuits. SBPOR is superior to the pioneering work in the control community because second-order systems can be balanced via congruency transformation without any accuracy loss. In addition, compared with the first-order balanced truncation approaches, SBPOR is a better choice for RLC reduction. SBPOR preserves not only passivity but also the structure information inherent to RLC circuits, which is a special need for RLC reduction. In addition, SBPOR is computationally more efficient as it only needs to solve one linear matrix equation instead of two quadratic matrix equations.
Starting Page	158
Ending Page	161
File Size	318332
Page Count	4
File Format	PDF
ISBN	9781595936271
ISSN	0738100X
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-06-04
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Association for Computing Machinery, Inc. (ACM)
Subject Keyword	RLC circuits Symmetric matrices Large-scale systems Control systems Equations Permission Error correction Computational modeling Circuit simulation Complexity theory second-order balanced truncation Algorithms Model order reduction
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

SBPOR: second-order balanced truncation for passive order reduction of RLC circuits

SBPOR: Second-Order Balanced Truncation for Passive Order Reduction of RLC Circuits ∗

Second-Order Balanced Truncation for Passive-Order Reduction of RLCK Circuits

Model reduction with a-priori error bounds for a class of nonlinear electrical circuits

Multi-shift quadratic alternating direction implicit iteration for high-speed positive-real balanced truncation

102 Rule Model Order Reduction of Integrated Circuit Based on Truncation Balanced Reduction Algorithm

Passivity-preserving frequency weighted model order reduction techniques for general large-scale RLC sytems

Reduced-order modeling of large linear passive multi-terminal circuits using matrix-Pade approximation

RC Interconnect Model Order Reduction with Truncation Balanced Reduction

SBPOR: Second-Order Balanced Truncation for Passive Order Reduction of RLC Circuits

Similar Documents

SBPOR: second-order balanced truncation for passive order reduction of RLC circuits

SBPOR: Second-Order Balanced Truncation for Passive Order Reduction of RLC Circuits ∗

Second-Order Balanced Truncation for Passive-Order Reduction of RLCK Circuits

Model reduction with a-priori error bounds for a class of nonlinear electrical circuits

Multi-shift quadratic alternating direction implicit iteration for high-speed positive-real balanced truncation

102 Rule Model Order Reduction of Integrated Circuit Based on Truncation Balanced Reduction Algorithm

Passivity-preserving frequency weighted model order reduction techniques for general large-scale RLC sytems

Reduced-order modeling of large linear passive multi-terminal circuits using matrix-Pade approximation

RC Interconnect Model Order Reduction with Truncation Balanced Reduction

SBPOR: Second-Order Balanced Truncation for Passive Order Reduction of RLC Circuits