NDLI: Gate Sizing For Cell Library-Based Designs

Content Provider	IEEE Xplore Digital Library
Author	Shiyan Hu Ketkar, M. Jiang Hu
Copyright Year	2007
Description	Author affiliation: Texas A&M Univ., College Station (Shiyan Hu)
Abstract	With increasing time-to-market pressure and shortening semiconductor product cycles, more and more chips are being designed with library-based methodologies. In spite of this shift, the problem of discrete gate sizing has received significantly less attention than its continuous counterpart. On the other hand, cell sizes of many realistic libraries are sparse, for example, geometrically spaced, which makes the nearest rounding approach inapplicable as large timing violations may be introduced. Therefore, it is highly desirable to design an effective algorithm to handle this discrete gate sizing problem. Such an algorithm is proposed in this paper. The algorithm is a continuous solution guided dynamic programming approach. A set of novel techniques, such as locality sensitive hashing based solution selection and stage pruning, are also proposed to accelerate the algorithm and improve the solution quality. Our experimental results demonstrate that (1) nearest rounding approach often leads to large timing violations and (2) compared to the well-known Coudert's approach, the new algorithm saves 9% - 31% in area cost while still satisfying the timing constraint.
Starting Page	847
Ending Page	852
File Size	414581
Page Count	6
File Format	PDF
ISBN	9781595936271
ISSN	0738100X
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-06-04
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Association for Computing Machinery, Inc. (ACM)
Subject Keyword	Dynamic programming Timing Permission Libraries Design automation Time to market Design methodology Algorithm design and analysis Acceleration Costs Dynamic Programming Algorithms Performance Design Gate Sizing
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Gate Sizing for Cell-Library-Based Designs

Gate Sizing for Cell-Library-Based Designs

Gate Sizing for Cell-Library-Based Designs

Gate Sizing for Cell-Library-Based Designs

Gate sizing for cell library-based designs

Eyecharts: Constructive benchmarking of gate sizing heuristics

A New Dynamic Library Based IC Design Automation Methodology Using Functional Symmetry with NPN Class Representation Approach to Reduce NRE Costs and Time-to-Market

Performance-Effective Compaction of Standard-Cell Libraries for Digital Design

Efficient and accurate gate sizing with piecewise convex delay models

Gate Sizing For Cell Library-Based Designs

Similar Documents

Gate Sizing for Cell-Library-Based Designs

Gate Sizing for Cell-Library-Based Designs

Gate Sizing for Cell-Library-Based Designs

Gate Sizing for Cell-Library-Based Designs

Gate sizing for cell library-based designs

Eyecharts: Constructive benchmarking of gate sizing heuristics

A New Dynamic Library Based IC Design Automation Methodology Using Functional Symmetry with NPN Class Representation Approach to Reduce NRE Costs and Time-to-Market

Performance-Effective Compaction of Standard-Cell Libraries for Digital Design

Efficient and accurate gate sizing with piecewise convex delay models

Gate Sizing For Cell Library-Based Designs