NDLI: Top-k Aggressors Sets in Delay Noise Analysis

Content Provider	IEEE Xplore Digital Library
Author	Gandikota, R. Chopra, K. Blaauw, D. Sylvester, D. Becer, M.
Copyright Year	2007
Description	Author affiliation: Univ. of Michigan, Ann Arbor (Gandikota, R.; Chopra, K.; Blaauw, D.; Sylvester, D.; Becer, M.)
Abstract	We present, in this paper, novel algorithms to compute the set of "top-k" aggressors in a design. We show that the computation of the set of top-k "aggressors is non-trivial, since we must consider all per mutations of aggressors that are coupled to a critical path. Also, different sets of aggressors contribute different amounts of noise to each critical path and a brute-force enumeration to obtain the set of top-k aggressors has impractical runtime. Our proposed approach uses two key techniques to reduce the runtime complexity: Firstly, we model the delay noise propagated from a victim net to its fanout net by a so-called pseudo aggressor, which simplifies our problem formulation significantly. Secondly, we define a dominance property for aggressor sets, which imposes a partial ordering on the aggressor sets and allows us to efficiently prune the enumeration space. We then demonstrate the effectiveness of our proposed algorithm on benchmark circuits.
Starting Page	174
Ending Page	179
File Size	551089
Page Count	6
File Format	PDF
ISBN	9781595936271
ISSN	0738100X
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-06-04
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Association for Computing Machinery, Inc. (ACM)
Subject Keyword	Delay Crosstalk Timing Circuit noise Algorithm design and analysis Coupling circuits Integrated circuit noise Switches Runtime Iterative methods static timing analysis Algorithms Design delay noise
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Top-k aggressors sets in delay noise analysis

Timing analysis with crosstalk as fixpoints on complete lattice

Modeling crosstalk in statistical static timing analysis

Accurate static timing analysis considering crosstalk noise effect

Efficient static timing analysis in presence of crosstalk

Crosstalk avoidance method considering multi-aggressors

False aggressors pruning using path sensitization and logic implications

Post-layout gate sizing for interconnect delay and crosstalk noise optimization

Pessimism reduction in coupling-aware static timing analysis using timing and logic filtering

Top-k Aggressors Sets in Delay Noise Analysis

Similar Documents

Top-k aggressors sets in delay noise analysis

Timing analysis with crosstalk as fixpoints on complete lattice

Modeling crosstalk in statistical static timing analysis

Accurate static timing analysis considering crosstalk noise effect

Efficient static timing analysis in presence of crosstalk

Crosstalk avoidance method considering multi-aggressors

False aggressors pruning using path sensitization and logic implications

Post-layout gate sizing for interconnect delay and crosstalk noise optimization

Pessimism reduction in coupling-aware static timing analysis using timing and logic filtering

Top-k Aggressors Sets in Delay Noise Analysis