NDLI: Efficient Pass-Transistor-Logic Synthesis for Sequential Circuits

Content Provider	IEEE Xplore Digital Library
Author	Shen-Fu Hsiao Ming-Yu Tsai Chia-Sheng Wen
Copyright Year	2006
Description	Author affiliation: Dept. of Comput. Sci. & Eng., Nat. Sun Yat-Sen Univ., Kaohsiung (Shen-Fu Hsiao; Ming-Yu Tsai; Chia-Sheng Wen)
Abstract	An efficient logic synthesis based on pass-transistor logic (PTL) is developed which can generate both combinational and sequential circuits. Instead of using traditional CMOS cell library which usually contains hundred of different types of cells, the proposed PTL synthesizer uses only three types of cells: 2-to-1 multiplexer (MUX), inverter, and D flip-flop (DFF). The PTL synthesizer first employs Synopsys design compiler (DC) to perform preliminary logic translation and minimization for the input HDL descriptions. Then, the PTL-based logic mapping performs area reduction and automatic driving strength selection considering user's area and/or speed requirements. The area reduction process eliminates redundant inverters during PTL logic mapping. The driving strength selection is to determine the best choice of the driving strength for each PTL cell without sacrificing the speed performance. Post-layout simulation shows that the synthesizer generates results with better area, speed and power performance compared with those with Artisan standard cell library which is popularly used in current cell-based design flow
Starting Page	1631
Ending Page	1634
File Size	3800222
Page Count	4
File Format	PDF
ISBN	1424403871
DOI	10.1109/APCCAS.2006.342077
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-12-04
Publisher Place	Singapore
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Circuit synthesis Sequential circuits CMOS logic circuits Synthesizers Combinational circuits Libraries Inverters Multiplexing Flip-flops Logic design electronic design automation (EDA) pass-transistor logic logic synthesis
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in