NDLI: Peak Power Minimization through Power Management Scheduling

Content Provider	IEEE Xplore Digital Library
Author	Shih-Hsu Huang Chun-Hua Cheng Chung-Hsin Chiang Chia-Ming Chang
Copyright Year	2006
Description	Author affiliation: Dept. of Electron. Eng., Chung Yuan Christian Univ., Chung Li (Shih-Hsu Huang; Chun-Hua Cheng; Chung-Hsin Chiang; Chia-Ming Chang)
Abstract	As the design complexity continues to increase, huge peak power may lead to logic errors due to voltage drops or reliability problems due to electromigration. A widely used power management technique is to shut down unused operations. However, to enable the power management of an operation, the corresponding control operations must be scheduled before this operation. In this paper, we present an ILP (integer linear programming) formulation to model the simultaneous application of operation scheduling and power management for peak power minimization. Benchmark data show that our approach achieves the minimum peak power within an acceptable run time
Starting Page	868
Ending Page	871
File Size	4021172
Page Count	4
File Format	PDF
ISBN	1424403871
DOI	10.1109/APCCAS.2006.342179
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-12-04
Publisher Place	Singapore
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Energy management Minimization Scheduling Multiplexing Voltage Integer linear programming High level synthesis Energy consumption Logic Engineering management Peak Power Power Management Integer Linear Programming High-Level Synthesis
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Peak power minimization through datapath scheduling

High level synthesis for peak power minimization using ILP

Simultaneous peak and average power minimization during datapath scheduling

Simultaneous peak and average power minimization during datapath scheduling (2005).

Operation binding and scheduling for low power using constraint logic programming

High Level Synthesis with Multiple supply Voltages for Energy and Combined Peak Power Minimization

Two-level Pipeline Scheduling of Adiabatic Logic

High level synthesis of data flow graphs using integer linear programming for switching power reduction

Network simplex method based Multiple Voltage Scheduling in Power-efficient High-level synthesis

Peak Power Minimization through Power Management Scheduling

Similar Documents

Peak power minimization through datapath scheduling

High level synthesis for peak power minimization using ILP

Simultaneous peak and average power minimization during datapath scheduling

Simultaneous peak and average power minimization during datapath scheduling (2005).

Operation binding and scheduling for low power using constraint logic programming

High Level Synthesis with Multiple supply Voltages for Energy and Combined Peak Power Minimization

Two-level Pipeline Scheduling of Adiabatic Logic

High level synthesis of data flow graphs using integer linear programming for switching power reduction

Network simplex method based Multiple Voltage Scheduling in Power-efficient High-level synthesis

Peak Power Minimization through Power Management Scheduling