NDLI: An Efficient Self-Transposing Memory Structure for 32-bit Video Processors

Content Provider	IEEE Xplore Digital Library
Author	Bojnordi, Mahdi Nazm Sedaghati-Mokhtari, Naser Omid Fatemi Hashemi, Mahmoud Reza
Copyright Year	2006
Description	Author affiliation: Sch. of Electr. & Comput. Eng., Tehran Univ. (Mahdi Nazm Bojnordi; Naser Sedaghati-Mokhtari; Omid Fatemi; Mahmoud Reza Hashemi)
Abstract	Many 2D data processing applications can be simplified and represented by use of 1D operations. Such tools, however, require applying both vertical and horizontal operations to the data blocks. The data transposing units is preferred to be used by the designers rather than applying individual operations for horizontal and vertical directions. Hence, designing a cost efficient and extendible transposing memory is a key issue for these applications. This paper proposes an efficient management strategy for using the SRAM modules in order to make a self-transposing memory architecture (STMA). In addition to its lower cost compared to flip-flop based buffers, the proposed architecture is more than 29% faster than usual SRAM based memory units. Simulations indicate that using the STMA in the H.264/AVC deblocking filter results in 60% speed improvement
Starting Page	1438
Ending Page	1441
File Size	210557
Page Count	4
File Format	PDF
ISBN	1424403871
DOI	10.1109/APCCAS.2006.342472
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-12-04
Publisher Place	Singapore
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Filters Engines Costs Random access memory Automatic voltage control Hardware Pixel Signal processing algorithms Memory architecture Switches Self-Transposing memory
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

An Efficient Deblocking Filter with Self-Transposing Memory Architecture For H.264/AVC

An Efficient Architecture for Hardware Implementation of H.264/AVC Deblocking Filtering

Efficient deblocking filter architecture for H.264 video coders

A Memory and Performance Optimized Architecture of Deblocking Filter in H.264/AVC

Adder-based digital signal processor architecture for 80 NS cycle time

Novel instructions and their hardware architecture for video signal processing

An electronic neurocomputer using general purpose floating point digital signal processors

An energy-efficient biomedical signal processing platform

Efficient Memory Reuse and Sub-Pixel Interpolation Algorithms for ME/MC of H.264/AVC

An Efficient Self-Transposing Memory Structure for 32-bit Video Processors

Similar Documents

An Efficient Deblocking Filter with Self-Transposing Memory Architecture For H.264/AVC

An Efficient Architecture for Hardware Implementation of H.264/AVC Deblocking Filtering

Efficient deblocking filter architecture for H.264 video coders

A Memory and Performance Optimized Architecture of Deblocking Filter in H.264/AVC

Adder-based digital signal processor architecture for 80 NS cycle time

Novel instructions and their hardware architecture for video signal processing

An electronic neurocomputer using general purpose floating point digital signal processors

An energy-efficient biomedical signal processing platform

Efficient Memory Reuse and Sub-Pixel Interpolation Algorithms for ME/MC of H.264/AVC

An Efficient Self-Transposing Memory Structure for 32-bit Video Processors