NDLI: Low-cost reconfigurable VLSI implementation of the SMS4 and AES algorithms

Content Provider	IEEE Xplore Digital Library
Author	Weiwei Yan Kaidi You Jun Han Xiaoyang Zeng
Copyright Year	2009
Description	Author affiliation: Department of Micro-electronics, Fudan Fudan University, Shanghai 201203, China (Jun Han; Xiaoyang Zeng) \|\| State Key Lab of ASIC & System, Fudan University, Shanghai 201203, China (Weiwei Yan; Kaidi You)
Abstract	SMS4 algorithm is the first Chinese encryption standard for WLAN released by the Office of State Commercial Cryptography Administrator (OSCCA). AES is an international encryption standard substituting DES in wider range of applications. SMS4 and AES have the similar operation scheme, and both can be employed by the security protocols for robust network. To save cost and improve flexibility, a folded and reconfigurable architecture is proposed in this paper to implement the SMS4 and AES algorithm And it is demonstrated that the VLSI implementation of this design based on SMIC 0.13 um CMOS technology can achieve 200MHz working frequency at very low cost of 22k gates. The simulation results show that the throughput of the proposed design is 800Mbps and 512Mbps when SMS4 and AES are computed respectively, which stratifies the performance requirement of security application in $WLAN.^{1}$
Starting Page	135
Ending Page	138
File Size	2915274
Page Count	4
File Format	PDF
ISBN	9781424438686
DOI	10.1109/ASICON.2009.5351588
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-10-20
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Very large scale integration Cryptography Wireless LAN Costs CMOS technology Cryptographic protocols Robustness Reconfigurable architectures Frequency Computational modeling WLAN SMS4 AES reconfigurable
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Very Low-cost VLSI Implementation of AES Algorithm

Securing SMS4 cipher against differential power analysis and its VLSI implementation

A Fast VLSI Design of SMS4 Cipher Based on Twisted BDD S-box Architecture

Mixed bus width architecture for low cost AES VLSI design

VLSI implementation of dynamically reconfigurable hardware-based cryptosystem

High Speed VLSI Design CCMP AES Cipher for WLAN (IEEE 802.11i)

A new cryptographic system and its VLSI implementation

Implementation of SMS4 Block Cipher on FPGA

VLSI Implementation of Autocorrelator and CORDIC Algorithm for OFDM Based WLAN

Low-cost reconfigurable VLSI implementation of the SMS4 and AES algorithms

Similar Documents

Very Low-cost VLSI Implementation of AES Algorithm

Securing SMS4 cipher against differential power analysis and its VLSI implementation

A Fast VLSI Design of SMS4 Cipher Based on Twisted BDD S-box Architecture

Mixed bus width architecture for low cost AES VLSI design

VLSI implementation of dynamically reconfigurable hardware-based cryptosystem

High Speed VLSI Design CCMP AES Cipher for WLAN (IEEE 802.11i)

A new cryptographic system and its VLSI implementation

Implementation of SMS4 Block Cipher on FPGA

VLSI Implementation of Autocorrelator and CORDIC Algorithm for OFDM Based WLAN

Low-cost reconfigurable VLSI implementation of the SMS4 and AES algorithms