NDLI: A spread spectrum clock generator with phase-rotation algorithm for 6Gbps clock and data recovery

Content Provider	IEEE Xplore Digital Library
Author	Chi-Hsien Lin Yen-Ying Huang Shu-Rung Li Yuan-Pu Cheng Shyh-Jye Jou
Copyright Year	2009
Description	Author affiliation: Department of Electronics Engineering, National Chiao-Tung University, Hsinchu, Taiwan R.O.C. (Chi-Hsien Lin; Yen-Ying Huang; Shu-Rung Li; Yuan-Pu Cheng; Shyh-Jye Jou)
Abstract	A low jitter phase-lock-loop (PLL) and a proposed spread-spectrum clock method for Serial ATA with phase rotation is presented. The low jitter PLL uses error amplifier to resolve the current mismatch in charge pump and the $3^{rd}$ order loop filter is adopted to reduce the reference spur. A passive resistance is presented in our design to reduce the KVCO. Our spread spectrum clock generator (SSCG) for Serial ATA specification is down spread 5000 ppm with a triangular waveform and the modulation frequency is 30∼33KHz. Spread-spectrum technique using PLL with a Δ Σ modulator and phase rotation algorithm is reported. The proposed circuit has been designed in a 90-nm CMOS process. The non-spread spectrum clocking has a peak to peak jitter of 512fs and consumes 5.87mW at 1.4GHz. The EMI reduction is about 19.24dB.
Starting Page	387
Ending Page	390
File Size	7354031
Page Count	4
File Format	PDF
ISBN	9781424438686
DOI	10.1109/ASICON.2009.5351414
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-10-20
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Clocks Spread spectrum communication Jitter Phase locked loops Charge pumps Filters Frequency modulation Phase modulation Circuits CMOS process SSCG PLL serial ATA EMI
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A Fully Integrated Spread-Spectrum Clock Generator by Using Direct VCO Modulation

Spread spectrum clock generator for DisplayPort

A low jitter spread spectrum clock generator using varactor delay line

A Spread-Spectrum Clock Generator Using Fractional-N PLL Controlled Delta-Sigma Modulator for Serial-ATA III

Spread spectrum clock generation for reduced electro-magnetic interference in consumer electronics devices

A 0.8–6.3 GHz spread spectrum clock generator for SerDes transmitter clocking

A 10MHz to 600MHz low jitter CMOS PLL for clock multiplication

A spread spectrum clock generator with controllable frequency modulation profile

An all-digital clock and data recovery circuit for spread spectrum clocking applications in 65nm CMOS technology

A spread spectrum clock generator with phase-rotation algorithm for 6Gbps clock and data recovery

Similar Documents

A Fully Integrated Spread-Spectrum Clock Generator by Using Direct VCO Modulation

Spread spectrum clock generator for DisplayPort

A low jitter spread spectrum clock generator using varactor delay line

A Spread-Spectrum Clock Generator Using Fractional-N PLL Controlled Delta-Sigma Modulator for Serial-ATA III

Spread spectrum clock generation for reduced electro-magnetic interference in consumer electronics devices

A 0.8–6.3 GHz spread spectrum clock generator for SerDes transmitter clocking

A 10MHz to 600MHz low jitter CMOS PLL for clock multiplication

A spread spectrum clock generator with controllable frequency modulation profile

An all-digital clock and data recovery circuit for spread spectrum clocking applications in 65nm CMOS technology

A spread spectrum clock generator with phase-rotation algorithm for 6Gbps clock and data recovery