NDLI: A Study of Failure Mechanism and Reliability Assessment for the Panel Level Package (PLP) Technology

Content Provider	IEEE Xplore Digital Library
Author	Ming-Chih Yew Hsiu-Ping Wei Ching-Shun Huang Dyi-Chung Hu Wen-Kung Yang Kou-Ning Chiang
Copyright Year	2007
Description	Author affiliation: Dept. of Power Mech. Eng. Adv. Packaging Res. Center, Nat. Tsing Hua Univ., Hsinchu (Ming-Chih Yew; Hsiu-Ping Wei)
Abstract	In this study, a new packaging technology, chip-on-metal (COM) panel level package (PLP), is proposed to resolve the problem of assembling a fine-pitched chip to a coarse-pitched substrate. During the manufacturing process, the filler polymer material is selected to fill the trench around the chip and provide a smooth surface for the redistribution lines. Therefore, the solder bumps could be located on both the filler polymer and the chip surface, and the pitch of the chip side is fanned-out. In our previous research, it was shown that the thermo- mechanical behavior of the COM PLP is different from the convention wafer level package (WLP) because of the designed packaging structure. In this study, the reliability characteristic of the proposed PLP technology is investigated and discussed through finite element analysis (FEA). The macro-micro modeling methodology is applied to assist in the reliability assessment of the trace/pad junction. From the simulated results, the mean cycle to failure of the solder joints can be highly increased by the proposed packaging technology. However, the new failure mode may happen at the metallic redistribution layer. The reliability of the signal trace in the COM PLP can be improved by an experienced design of the trace layout. Thus, the proposed PLP technology will have a high potential for various applications in the near future.
Starting Page	1
Ending Page	8
File Size	9480911
Page Count	8
File Format	PDF
ISBN	142441105X
DOI	10.1109/ESIME.2007.360003
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-04-16
Publisher Place	UK
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Failure analysis Packaging Polymers Wafer scale integration Assembly Manufacturing processes Finite element methods Semiconductor device modeling Soldering Signal design
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in