NDLI: FPGA interconnect fault tolerance

Content Provider	IEEE Xplore Digital Library
Author	Campregher, N.
Copyright Year	2005
Description	Author affiliation: Dept. of Electr. & Electron. Eng., Imperial Coll., London, UK (Campregher, N.)
Abstract	The area occupied by wiring channels in an FPGA die is significant, occupying up to 10 metal layers for the latest manufacturing technology. With current trends aiming to reduce the area occupied by wiring segments in the routing channels, wire width and wire spacing have been reduced. This has in turn led to higher occurrences of wiring defects, such as breaks and shorts, and losses in manufacturing yield and fewer functioning devices at fixed manufacturing costs. In the context of fault tolerance, an integral part of any scheme is fault detection and diagnosis. A device is first tested in order to find out whether a fault is present; faulty chips then undergo further tests in order to locate the fault and discover its location and nature. In order not to affect performance and user loads, the testing procedures have to be efficient and compact. This has brought the development of fast testing procedures to complement different fault tolerance schemes. An earlier paper (Campregher et al., 2004) presented a built-in self-test (BIST) method that can efficiently identify the exact location of the interconnect fault. The method is based on a concept known as fault grading which utilizes defect knowledge during manufacturing test to classify faulty devices into different defect groups. Currently, work is proceeding to improve the yield prediction models and assumptions. The main objective of this work is to generate a framework to compare different fault tolerance schemes and analyze their benefits from a manufacturing yield perspective.
Starting Page	725
Ending Page	726
File Size	101225
Page Count	2
File Format	PDF
ISBN	0780393627
DOI	10.1109/FPL.2005.1515827
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2005-08-24
Publisher Place	Finland
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Field programmable gate arrays Fault tolerance Manufacturing Testing Wiring Wire Fault diagnosis Built-in self-test Routing Cost function
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in